Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular chip input/output means
Reexamination Certificate
2005-10-11
2005-10-11
Quach, T. N. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular chip input/output means
C257S620000, C257S734000, C257S773000
Reexamination Certificate
active
06953956
ABSTRACT:
A novel method is presented to provide ASICs with drastically reduced NRE and with volume flexibility. The invention includes a method of fabricating an integrated circuit, including the steps of: providing a semiconductor substrate, forming a borderless logic array including a plurality of Area I/Os and also including the step of forming redistribution layer for redistribution at least some of the Area I/Os for the purpose of the device packaging. The fabrication may utilize Direct Write e-Beam for customization. The customization step may include fabricating various types of devices at different volume from the same wafer.
REFERENCES:
patent: 3401126 (1968-09-01), Miller et al.
patent: 3429040 (1969-02-01), Miller
patent: 4545610 (1985-10-01), Lakritz
patent: 4733288 (1988-03-01), Sato
patent: 4937475 (1990-06-01), Rhodes et al.
patent: 5016080 (1991-05-01), Giannella
patent: 5217916 (1993-06-01), Anderson et al.
patent: 5650348 (1997-07-01), Pasch
patent: 5656851 (1997-08-01), Hamilton et al.
patent: 5721151 (1998-02-01), Padmanabhan et al.
patent: 5801406 (1998-09-01), Lubow et al.
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 6184711 (2001-02-01), Graef et al.
patent: 6194912 (2001-02-01), Or-Bach
patent: 6236229 (2001-05-01), Or-Bach
patent: 6245634 (2001-06-01), Or-Bach
patent: 6316334 (2001-11-01), Sivilotti et al.
patent: 6331733 (2001-12-01), Or-Bach et al.
patent: 6331789 (2001-12-01), Or-Bach
patent: 6331790 (2001-12-01), Or-Bach et al.
patent: 6356958 (2002-03-01), Lin
patent: 6403448 (2002-06-01), Reddy
patent: 6476493 (2002-11-01), Or-Bach et al.
patent: 6671865 (2003-12-01), Ali et al.
Cooke Laurance
Or-Bach Zvi
eASIC Corporation
Gluck Jeffrey W.
Quach T. N.
Venable LLP
LandOfFree
Semiconductor device having borderless logic array and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having borderless logic array and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having borderless logic array and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3488712