Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-02-23
1990-08-07
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307581, 307605, H03K 19094
Patent
active
049470647
ABSTRACT:
A delay circuit for a semiconductor integrated circuit having an unvaried delay time without the deterioration of a signal propagation characteristic under the influence of a voltage source and an ambient temperature. The semiconductor device includes a first complementary metal-oxide-semiconductor (CMOS) inverter including a first P-channel transistor and a first N-channel transistor serially connected with said first P-channel transistor, a first junction field effect transistor (JFET) connected between a source of said first P-channel transistor and a first voltage source terminal, a gate of said first N-channel JFET being connected to the first voltage source terminal, a second JFET connected between a source of said first N-channel transistor and a second voltage source terminal, a gate of said second JFET being connected to the second voltage source terminal, a second CMOS inverter including a second P-channel transistor and a second N-channel transistor serially connected to said second P-channel transistor, a third JFET connected between a source of said second P-channel transistor and the first voltage source terminal, a gate of said third JFET being connected to the first voltage source terminal, and a fourth JFET connected between a source of said second N-channel transistor and the second voltage source terminal, a gate of said fourth JFET being connected to the second voltage source terminal, wherein drains of said first P-channel and N-channel transistors are connected to gates of said second P-channel and N-channel transistors.
REFERENCES:
patent: 3900747 (1975-08-01), Yamazaki et al.
patent: 4087044 (1978-05-01), Hofmann
patent: 4216390 (1980-08-01), Stewart
patent: 4437024 (1984-03-01), Wacyk
patent: 4508983 (1985-04-01), Allgood et al.
patent: 4568842 (1986-02-01), Koike
patent: 4578600 (1986-03-01), Magee
patent: 4651030 (1987-03-01), Mimoto
patent: 4806804 (1989-02-01), O'Leary
patent: 4808802 (1989-02-01), Okitaka et al.
Graig, "CMOS Timing Generator", IBM Technical Disclosure Bulletin, vol. 25, No. 4, Sep. 82, pp. 2249-2250.
"CMOS Delay Circuit", IBM Technical Disclosure Bulletin, vol. 27, No. 12, May 1985, pp. 7134-7135.
"Device Parameter Independent Delay Circuit", IBM Technical Disclosure Bulletin, vol. 31, No. 1, Jun. 1988, pp. 21-23.
Fink, "Electronics Engineers' Handbook", McGraw-Hill Book Company, Second edition, pp. (16-16)-(16-19).
Microelectronics-Multiphase Clocking, 6-10-68, p. 52.
Choi Won-Tae
Kim Chang-Hyun
Bushnell Robert E.
Cunningham Terry
Miller Stanley D.
Samsung Electronic Co. Ltd.
LandOfFree
Semiconductor device having a time delay function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a time delay function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a time delay function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-962298