Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1994-08-15
1995-03-28
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257211, 257508, 257633, H01L 2348, H01L 2946, H01L 2954, H01L 2962
Patent
active
054020050
ABSTRACT:
At least one slit having a predetermined shape is formed around a contact region of a lower wiring layer formed on a substrate, and an insulating portion formed integrally with an insulating layer is embedded in this slit. This insulating layer is formed on the lower wiring layer and has a contact hole located at a position corresponding to the contact region. Since the insulating portion as a rectangular projecting portion projects into the slit downwardly from the rigid insulating layer, positional errors caused by thermal expansion of the lower wiring layer in annealing of the upper wiring layer can be suppressed, and an abnormal geometry such as a projection on the upper wiring layer can be prevented. In addition, a semiconductor device free from interwiring short-circuiting and excellent in flatness can be obtained.
REFERENCES:
patent: 3890636 (1975-06-01), Harada et al.
patent: 4500906 (1985-02-01), Ohno et al.
patent: 4604641 (1986-09-01), Konishi
patent: 4832789 (1989-05-01), Okhran et al.
patent: 4877483 (1989-10-01), Bergemont et al.
patent: 4907066 (1990-03-01), Thomas et al.
patent: 4910579 (1990-03-01), Bowman et al.
patent: 4970572 (1990-11-01), Kato et al.
patent: 5075753 (1991-12-01), Kozono
patent: 5229642 (1993-07-01), Hara et al.
Patent Abstracts of Japan, vol. 10, No. 164 (E-410)[2220], Jun. 11, 1986 & JP-A-61 015 350 (Nippon Gakki Seizo K.K.) Jan. 23, 1986.
Patent Abstracts of Japan, vol. 11, No. 152 (E-507), May 16, 1987 & JP-A-61 288 439 (Fujitsu Ltd.) Dec. 18, 1986.
Patent Abstracts of Japan, vol. 12, No. 060 (E-584), Feb. 23, 1988 & JP-A-62 202 525 (Hitachi Ltd.) Sep. 7, 1987.
Patent Abstracts of Japan, vol. 14, No. 41 (E-879), Jan. 25, 1990 & JP-A-01 274 456 (Nec Corp.) Nov. 11, 1989.
Kida Munenobu
Kinugasa Masanori
Shoji Shuichi
Takayama Kohichi
Crane Sara W.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor device having a multilayered wiring structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a multilayered wiring structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a multilayered wiring structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2252773