Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With pn junction isolation
Reexamination Certificate
2006-04-11
2006-04-11
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
With pn junction isolation
C257S549000, C257S500000
Reexamination Certificate
active
07026704
ABSTRACT:
A semiconductor device and method of manufacturing the semiconductor device including a semiconductor substrate of a first conductivity type. A scribe lane area formed in the substrate to define chip formation areas. A deep well area formed in each chip formation area. The deep well area has a second conductivity type which is opposite the first conductivity type. Also, at least one well area is formed within the deep well area.
REFERENCES:
patent: 5614445 (1997-03-01), Hirabayashi
patent: 5698454 (1997-12-01), Zommer
patent: 5998282 (1999-12-01), Lukaszek
patent: 6055655 (2000-04-01), Momohara
patent: 6156596 (2000-12-01), Jwo
patent: 6159826 (2000-12-01), Kim et al.
patent: 06005583 (1994-01-01), None
Hyundai Electronics Industries Co,. Ltd.
Nguyen Cuong
LandOfFree
Semiconductor device for reducing plasma charging damage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device for reducing plasma charging damage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device for reducing plasma charging damage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3550196