Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1982-12-20
1985-04-23
Hearn, Brian E.
Metal working
Method of mechanical manufacture
Assembling or joining
29577C, 29590, H01L 2186
Patent
active
045120765
ABSTRACT:
A semiconductor device fabrication process is provided wherein a first window is formed in a first silicon dioxide layer which is disposed over the surface of a silicon layer to expose a first portion of the silicon layer. A doped region is formed in the first portion of a silicon layer exposed by the first window. A second layer of silicon dioxide is deposited over the surface of the first, previously formed, silicon dioxide layer and over the first portion of the silicon layer exposed by the first window. A second window is formed through the first and second silicon dioxide layers to expose a second, different portion of the surface of the silicon layer. A layer of silicon nitride is disposed over the second layer of silicon dioxide and through the second formed window onto the portion of the silicon layer exposed by such second formed window. The surface of the structure is then masked with windows being formed in such mask over the first and second previously exposed portions of the silicon layer. An etchant is brought into contact with portions of the silicon nitride layer exposed by the windows formed in the mask to selectively remove the portions of the silicon nitride layer exposed by such windows and to thereby expose the portion of the second silicon dioxide layer disposed over the first exposed portion of the silicon layer and the second exposed portion of the silicon layer. A Schottky contact metal is deposited over the surface of the structure and onto the second exposed portion of the silicon layer to form a Schottky contact region. The portion of the second silicon dioxide layer disposed over the first exposed portion of the silicon layer is then selectively removed with a chemical etchant to expose a portion of the previously formed doped region.
REFERENCES:
patent: 3953266 (1976-04-01), Takai
patent: 4175317 (1979-11-01), Aoki et al.
patent: 4317276 (1982-03-01), Heeren et al.
patent: 4326330 (1982-04-01), LePage et al.
patent: 4376336 (1983-03-01), Endo et al.
Go Jok Y.
Kant Rajni
Mehrotra Deepak
Shaw Gerard J.
Auyang Hunter L.
Hearn Brian E.
Pannone Joseph D.
Raytheon Company
Sharkansky Richard M.
LandOfFree
Semiconductor device fabrication process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device fabrication process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device fabrication process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-29888