Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-02-21
2008-09-02
Goudreau, George A. (Department: 1792)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S704000, C438S705000, C438S714000, C438S734000, C438S749000, C134S001200, C134S001300
Reexamination Certificate
active
07419914
ABSTRACT:
A method for fabricating a semiconductor device with a borderless via/wiring structure includes the steps of performing borderless via etching using a resist mask to form a contact hole in an interlevel dielectric layer over a semiconductor substrate so as to expose two different metal materials of lower layer patterns in the contact hole; andperforming plasma irradiation using an H2O-containing gas prior to a wet process when removing the resist mask.
REFERENCES:
patent: 6130167 (2000-10-01), Tao et al.
patent: 6133143 (2000-10-01), Lin et al.
patent: 6492257 (2002-12-01), Shields et al.
patent: 6794298 (2004-09-01), Shields et al.
patent: 10-209272 (1998-08-01), None
patent: 2000-208514 (2000-07-01), None
patent: 2003-218117 (2003-07-01), None
IC Knowledge Glossary on internet—definition of the term titanium nitride (2000′-2004′).
Office Action dated Mar. 20, 2007 issued in corresponding Korean Application No. 10-2006-0020423.
Fujitsu Limited
Goudreau George A.
Westerman, Hattori, Daniels & Adrian , LLP.
LandOfFree
Semiconductor device fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device fabrication method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3989950