Semiconductor device, data processing system and a method for ch

Details Semiconductor device, data processing system and a method for ch Semiconductor device, data processing system and a method for ch

1999-05-25

2000-06-20

Nelms, David

Static information storage and retrieval

Floating gate

Multiple values

36518518, 36518521, 36518533, G11C 1604

Patent

active

060785195

ABSTRACT:
Data are generated based on additional write data input to data latch circuits (DLR and DLL) and data read from memory cells (MC) to program non-volatile memory cells in a write state into the same write state and to program non-volatile memory cells in an erase state into a write state indicated by the additional write data. The generated data are latched in the data latch circuits to perform a logical synthesis process for additional writing. Even after the additional write operation, the logically synthesized data remain in the data latch circuits, and the latched data can be reused against abnormality in writing. This eliminates the need for receiving write data again from the outside when the additional write operation is to be retried.

REFERENCES:
patent: 5870218 (1999-02-01), Jyouno et al.

Affiliated with

Also associated with

Rating

Semiconductor device, data processing system and a method for ch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, data processing system and a method for ch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, data processing system and a method for ch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1858781