Semiconductor device compensation system and method

Details Semiconductor device compensation system and method Semiconductor device compensation system and method

1999-02-16

2000-04-25

Teska, Kevin J.

G06F 1750

Patent

active

060553677

ABSTRACT:
A method is provided that automatically generates compensated semiconductor devices based on existing VLSI CAD database circuit designs. The preferred method forms a plurality of edge projection shapes which are intersected with active area shapes to form gate edge shapes. The gate edge shapes and residual of the edge shapes are the sorted according to their relative position. These shapes are then selectively biased according to their relative position, and then are used to compensate the existing gate conductor shapes. Thus, this method provides a way to generate gate structures with compensated gate lengths for n-channel and p-channel devices based on existing gate, diffusion and implant designs. This system has the advantage of generating designs with detailed attention to the placement and minimization of jogs that negatively impact the lithography performance.

REFERENCES:
patent: 4783749 (1988-11-01), Duzy et al.
patent: 5159201 (1992-10-01), Frei
patent: 5289040 (1994-02-01), Rogers
patent: 5369596 (1994-11-01), Tokumauru
patent: 5420800 (1995-05-01), Fukui
patent: 5477466 (1995-12-01), Tripathi et al.

Affiliated with

Also associated with

Rating

Semiconductor device compensation system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device compensation system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device compensation system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1000471