Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2001-01-22
2002-05-28
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S067000
Reexamination Certificate
active
06396152
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device including a plug contact. Here, a “plug contact” in this case refers to a state in which an electrical conductor is buried in the inside of a hole or a groove that communicates between an upper portion to be connected and a lower portion to be connected, which portions are spaced apart in an up-and-down direction in a layer structure, so as to establish an electrical connection between the two portions.
Here, the term “upper” refers to the side to which the principal surface of the substrate is oriented, and the term “lower” refers to its opposite side.
2. Description of the Background Art
In a conventional art, in using a plug contact for connection in the up-and-down direction, a hole (hereafter referred to as “upper contact hole”) for providing contact from an upper side to a plug contact located on a lower side (hereafter referred to as “lower plug”) is dug downwards to form an opening. This opening is often represented as “dropping a contact hole” or “dropping a contact”.
If the upper contact hole is dropped to a place out of the lower plug due to pattern deviation or dimension errors, the contact made of an electrical conductor formed in the upper contact hole reaches a lower layer that is not originally intended. If the lower layer is an electrical conductor or the like, a short circuit is generated against the will of the designer, thereby raising a problem.
For this reason, the lower plug on which the upper contact hole is to be dropped is made to have a large diameter while the upper contact hole is made to have a small diameter so that the upper contact hole will always fall on the upper surface of the lower plug even if the position of the upper contact hole is deviated to the maximum.
Referring to
FIGS. 10
to
19
, a method of producing a semiconductor device according to a prior art technique will be described.
Referring to
FIG. 11
, an isolation oxide film
2
is formed on a semiconductor substrate
1
made of silicon shown in FIG.
10
. Referring to
FIG. 12
, a transistor
3
is formed. Referring to
FIG. 13
, a stopper film
4
is formed. Referring to
FIG. 14
, a portion of the stopper film
4
is left as a side wall
5
on both sides of the transistor
3
, and the other portions of the stopper film
4
are removed.
Referring to
FIG. 15
, a lower interlayer film
6
is formed so as to cover the semiconductor substrate
1
, the isolation oxide film
2
, and the transistor
3
from the upper side thereof.
A combination of the material qualities of the stopper film
4
and the lower interlayer film
6
is such that the ratio of the etching rate (i.e. selection ratio) of the lower interlayer film
6
to the etching rate of the stopper film
4
is sufficiently large under an etching condition for removing the lower interlayer film
6
. Hereafter, the “selection ratio of A to B”, for example, refers to a value which is obtained by dividing the etching rate of A with the etching rate of B. In order to remove A by etching using B as a stopper, it is desired that the “selection ratio of A to B” is large.
As the material quality of the stopper
4
, SiON, densely formed SiO
2
, and others may be mentioned as examples. As the material quality of the lower interlayer film
6
, phosphorus-containing SiO
2
, coarsely formed SiO
2
, and others may be mentioned as examples. As the phosphorus-containing SiO
2
, BPTEOS (Boro Phospho Tetra Ethyl Ortho Silicate), PSG (Phospho Silicate Glass), and others may be mentioned as examples. Further, in order to make a coarse SiO
2
, PETEOS (Plasma Enhanced Tetra Ethyl Ortho Silicate) may be formed, for example.
Referring to
FIG. 16
, a lower contact hole
7
is opened which is a hole for forming a lower plug. In the etching process for forming this opening, the side wall
5
functions as a stopper film to protect the transistor
3
. The semiconductor substrate
1
is exposed on the bottom surface of the lower contact hole
7
. After a polycrystal silicon layer is formed on the entire surface from the upper side by thermal CVD (Chemical Vapor Deposition) or the like, unnecessary portions of the polycrystal silicon are removed by CMP (Chemical Mechanical Polishing) or the like so that the polycrystal silicon will remain only in the inside of the lower contact hole
7
. Thus, a structure is obtained in which the inside of the lower contact hole
7
is filled with the electrically conductive polycrystal silicon, as shown in
FIG. 17
, and this polycrystal silicon part forms the lower plug
8
. Referring to
FIG. 18
, an upper interlayer film
9
is formed on the upper side so as to cover the lower interlayer film
6
and the lower plug
8
. As the material quality of the upper interlayer film
9
, a general insulating film can be used; however, in particular, SiO
2
, BPTEOS, P-TEOS, SiON, and others may be mentioned as examples.
Referring to
FIG. 19
, an upper contact hole
10
is formed by digging the upper interlayer film
9
downwards to penetrate therethrough by etching. The lower plug
8
has a larger diameter than the upper contact hole
10
, and is disposed so that the lower plug
8
can receive the upper contact hole
10
even if the position of dropping the upper contact hole
10
is deviated to some extent.
As described above, in the prior art, in order to prevent short circuits, the lower plug is formed to have a large diameter while the upper contact hole is formed to have a small diameter. However, this raises a problem that, by forming the upper contact hole to have a small diameter, the contact resistance increases. Furthermore, it raises a problem that, by forming the lower plug to have a large diameter, the size of the semiconductor device increases.
Therefore, an object of the present invention is to provide a semiconductor device and a production method thereof in which the upper contact hole can be formed to have a larger diameter without the need for enlarging the lower plug.
SUMMARY OF THE INVENTION
In order to achieve the above-mentioned object, a semiconductor device according to the present invention includes a semiconductor substrate, a lower interlayer film formed on an upper side of the semiconductor substrate, an intermediate film formed on an upper side of the lower interlayer film, an upper interlayer film formed on an upper side of the intermediate film, and a lower plug made of an electrically conductive material that penetrates through the lower interlayer film and the intermediate film, wherein the upper interlayer film has an upper contact hole for electrical connection to the lower plug, and the intermediate film has such a material quality that a ratio of an etching rate of the intermediate film to an etching rate of the upper interlayer film is sufficiently small to allow processing of the upper contact hole by etching the upper interlayer film using the intermediate film as a stopper under an etching condition for forming the upper contact hole.
Adoption of the above-mentioned construction prevents the upper contact hole from being connected to the semiconductor substrate or the like located below to generate a short circuit owing to the intermediate film functioning as a stopper even if a region to become the bottom surface of the upper contact hole is deviated from the upper surface of the lower plug or goes out of the upper surface of the lower plug in forming the upper contact hole. Therefore, a semiconductor is provided in which the contact resistance is reduced by forming the upper contact hole to have a larger diameter without the need for enlarging the lower plug.
In the above-mentioned invention, the semiconductor device preferably includes a semiconductor element having a side wall on an upper side of the semiconductor substrate, and the intermediate film preferably has the same material quality as the side wall. Adoption of this construction enables use of the same source material and equipment in the step of forming the side wall and in the step of forming the intermediate f
McDermott & Will & Emery
Mitsubishi Denki & Kabushiki Kaisha
Nelms David
Nguyen Thinh T
LandOfFree
Semiconductor device and production method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and production method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and production method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2913181