Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2011-07-12
2011-07-12
Andújar, Leonardo (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S750000, C257S759000, C257SE23167
Reexamination Certificate
active
07977796
ABSTRACT:
A gas or an insulating material having a relative dielectric constant of not more than 2.5 on average is interposed between a first wiring layer and a second wiring layer included in a multilayer wiring structure. Between a wiring of the first wiring layer and a wiring of the second wiring layer, a conductive connector is arranged. Between a predetermined wiring of the first wiring layer and a predetermined wiring of the second wiring layer, an insulating heat conductor having a relative dielectric constant of not more than 5 is arranged.
REFERENCES:
patent: 5625232 (1997-04-01), Numata et al.
patent: 5675187 (1997-10-01), Numata et al.
patent: 5744865 (1998-04-01), Jeng et al.
patent: 5874777 (1999-02-01), Ohmi et al.
patent: 2001/0013654 (2001-08-01), Kalidas et al.
patent: 2001/0034137 (2001-10-01), Nambu
patent: 2003/0211719 (2003-11-01), Ohayashi et al.
patent: 2005/0236180 (2005-10-01), Sarma et al.
patent: 2006/0103017 (2006-05-01), Usui et al.
patent: 2008/0017989 (2008-01-01), Lee et al.
patent: 2008/0211099 (2008-09-01), Matsubara
patent: 2009/0108413 (2009-04-01), Ohmi
patent: 2009/0108452 (2009-04-01), Nemoto et al.
patent: 2009/0309088 (2009-12-01), Sakamoto
patent: 1 197 994 (2002-04-01), None
patent: 1 369 917 (2003-12-01), None
patent: 08-083797 (1996-03-01), None
patent: 09-129725 (1997-05-01), None
patent: 2005-317835 (2005-11-01), None
patent: 2006-140326 (2006-06-01), None
patent: WO-00/74135 (2000-12-01), None
patent: WO 01/78141 (2001-10-01), None
European Patent Office extended European search report on Application No. 07806064.7 dated Jul. 6, 2010; 3 pages.
Andújar Leonardo
Foley & Lardner LLP
Foundation for Advancement of International Science
Harriston William
National University Corporation Tohoku University
LandOfFree
Semiconductor device and multilayer wiring board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and multilayer wiring board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and multilayer wiring board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2651496