Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1992-12-30
1994-12-13
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257192, 257194, 257280, 257284, 257506, 257616, H01L 2980, H01L 2948, H01L 2906, H01L 2348
Patent
active
053731913
ABSTRACT:
Source and drain electrode metals of a field effect transistor having a recessed gate electrode metal are directly connected to a high impurity concentration semiconductor layer which faces the gate electrode metal through an insulator film which defines the side wall of the recess. The source and drain electrode metals may be disposed so as to face the gate electrode metal through the side insulator film. With this arrangement, it is possible to lower the parasitic resistance between the gate electrode and another electrode of the field effect transistor, to lower the contact resistance between a semiconductor layer and the source and drain electrodes, to reduce the capacitance of the recess gate electrode and to increase the source-gate breakdown voltage, advantageously. The above-described arrangement is particularly suitable for a transistor employing a compound semiconductor, and can also be applied to semiconductor devices other than field effect transistors. Such semiconductor devices can readily be produced by forming a gate electrode metal with a self-alignment process using the lift-off method.
REFERENCES:
patent: 4160984 (1979-07-01), Ladd
patent: 4426656 (1984-01-01), DiLorenzo
patent: 4484207 (1984-11-01), Nishizawa et al.
patent: 4503600 (1985-03-01), Nii et al.
patent: 4593301 (1986-06-01), Inata et al.
patent: 4618877 (1986-10-01), Araki
patent: 4712125 (1987-12-01), Bhatia et al.
patent: 4739385 (1988-04-01), Bethea et al.
patent: 4812886 (1989-03-01), Smith
patent: 4916498 (1990-04-01), Berenz
patent: 5181087 (1993-01-01), Usagawa et al.
IBM Technical Disclosure Bulletin, vol. 28, No. 3, Aug. 1985, pp. 916-917 "Self-Aligned Recessed Gate MESFET".
Goto Shigeo
Imamura Yoshinori
Kobayashi Masayoshi
Okuhira Hidekazu
Takatani Shinichiro
Hitachi , Ltd.
Prenty Mark V.
LandOfFree
Semiconductor device and method of producing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of producing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of producing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1195080