Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2007-03-13
2007-03-13
Ha, Nathan W. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
Reexamination Certificate
active
10472803
ABSTRACT:
A plurality of semiconductor chips (23) are bonded to an adhesive layer (22) formed on a base plate (21). Then, first to third insulating films (31, 35, 39), first and second underlying metal layers (33, 37), first and second re-wirings (34, 38), and a solder ball (41) are collectively formed for the plural semiconductor chips (23). In this case, the first and second underlying metal layers (33, 37) are formed by a sputtering method, and the first and second re-wirings (34, 38) are formed by an electroplating method. Then, a laminate structure consisting of the three insulating films (39, 35, 31), the adhesive layer (22), and the base plate (21) is cut in a region positioned between the adjacent semiconductor chips (23).
REFERENCES:
patent: 5111278 (1992-05-01), Eichelberger
patent: 5841193 (1998-11-01), Eichelberger
patent: 6140155 (2000-10-01), Mihara et al.
patent: 6154366 (2000-11-01), Ma et al.
patent: 6271469 (2001-08-01), Ma et al.
patent: 6545354 (2003-04-01), Aoki et al.
patent: 6590291 (2003-07-01), Akagawa
patent: 6674162 (2004-01-01), Takao
patent: 6720644 (2004-04-01), Yoshizawa et al.
patent: 6765299 (2004-07-01), Takahashi et al.
patent: 6870256 (2005-03-01), Aoki et al.
patent: 2002/0017730 (2002-02-01), Tahara et al.
patent: 2002/0084522 (2002-07-01), Yoshizawa et al.
patent: 2003/0122244 (2003-07-01), Lin et al.
patent: 2003/0197285 (2003-10-01), Strandberg et al.
patent: 2003/0230804 (2003-12-01), Kouno et al.
patent: 2004/0046254 (2004-03-01), Lin et al.
patent: 2004/0195686 (2004-10-01), Jobetto et al.
patent: 2000-124354 (2000-04-01), None
patent: 2001-168231 (2001-06-01), None
patent: 2001-217381 (2001-08-01), None
patent: 1 137 066 (2001-09-01), None
patent: 9-266183 (1997-10-01), None
patent: 11-233678 (1999-08-01), None
patent: 2001-144121 (2001-05-01), None
patent: 2001-320015 (2001-11-01), None
patent: 2001-332643 (2001-11-01), None
patent: 2002-246504 (2002-08-01), None
patent: 2002-246758 (2002-08-01), None
Japanese Office Action (Notification of Reasons for Rejection) mailed Dec. 20, 2005 in a counterpart Japanese patent application, and English translation thereof.
Mihara Ichiro
Wakabayashi Takeshi
Casio Computer Co. Ltd.
Frishauf, Holtz, Goodman & Chick, PC
Ha Nathan W.
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3741411