Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2011-01-18
2011-01-18
Nguyen, Ha Tran T (Department: 2829)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S106000, C438S667000, C257SE23011, C257SE23067, C257SE23174
Reexamination Certificate
active
07871858
ABSTRACT:
A method of manufacturing a semiconductor device forms a penetrating hole in a substrate so that the penetrating hole extends from a first surface of the substrate to a second surface of the substrate being opposite to the first surface. An internal wall surface of the penetrating hole has a protrusion formed of a material constituting the substrate, the first surface of the substrate being closer to the protrusion than the second surface. A conductive member is formed on the first surface so that the conductive member covers the penetrating hole. A semiconductor chip is mounted on the first surface so that an electrode of the semiconductor chip is electrically connected to the conductive member. An external electrode is provided through the penetrating hole so that the external electrode is electrically connected to the conductive member and the external electrode projects from the second surface of the substrate.
REFERENCES:
patent: 4807021 (1989-02-01), Okumura
patent: 5019944 (1991-05-01), Ishi et al.
patent: 5286417 (1994-02-01), Mahmoud et al.
patent: 5317801 (1994-06-01), Tanaka et al.
patent: 5404044 (1995-04-01), Booth et al.
patent: 5431571 (1995-07-01), Hanrahan et al.
patent: 5506514 (1996-04-01), Difrancesco
patent: 5512786 (1996-04-01), Imamura et al.
patent: 5614743 (1997-03-01), Mochizuki
patent: 5624268 (1997-04-01), Maeda et al.
patent: 5628919 (1997-05-01), Tomura et al.
patent: 5683942 (1997-11-01), Kata et al.
patent: 5766982 (1998-06-01), Akram et al.
patent: 5805425 (1998-09-01), Peterson
patent: 5844317 (1998-12-01), Bertolet et al.
patent: 5936848 (1999-08-01), Mehr et al.
patent: 5969424 (1999-10-01), Matsuki et al.
patent: 6011312 (2000-01-01), Nakazawa et al.
patent: 6011694 (2000-01-01), Hirakawa
patent: 6013948 (2000-01-01), Akram et al.
patent: 6097610 (2000-08-01), Hashimoto
patent: 6107109 (2000-08-01), Akram et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6208525 (2001-03-01), Inasu et al.
patent: 6223429 (2001-05-01), Kaneda et al.
patent: 6229209 (2001-05-01), Nakamura et al.
patent: 6340606 (2002-01-01), Hashimoto
patent: 6404064 (2002-06-01), Tsai et al.
patent: 6472250 (2002-10-01), Puschner et al.
patent: 6491173 (2002-12-01), Costa
patent: 6815815 (2004-11-01), Hashimoto
patent: 6815830 (2004-11-01), Miyasaka
patent: 7049528 (2006-05-01), Kariya et al.
patent: 7094629 (2006-08-01), Hashimoto
patent: 7518239 (2009-04-01), Hashimoto
patent: 2001/0020549 (2001-09-01), Horiuchi et al.
patent: 2004/0074088 (2004-04-01), Nakamura et al.
patent: 0 704 899 (1996-04-01), None
patent: A-62-52953 (1987-03-01), None
patent: A-6-8982 (1994-06-01), None
patent: A-9-51018 (1997-02-01), None
patent: A-9-199632 (1997-07-01), None
patent: A-9-266231 (1997-10-01), None
patent: A-9-298252 (1997-11-01), None
patent: A-10-321751 (1998-12-01), None
patent: A-11-16957 (1999-01-01), None
patent: A-11-214413 (1999-08-01), None
XP 000851211 (Oct. 13, 1997): Schueller, R.D., “New Chip Scale Package with CTE Matching to the Board,” 1997IEEE/CPMT Int'l Electronics Manufacturing Technology Symposium, pp. 205-215.
XP 000624972 (May 21, 1995): Matsuda, Shuichi et al., “Simple-Structure, Generally Applicable Chip-Scale Package,” 1995IEEE, pp. 218-223.
Mar. 13, 2000 Notice of Allowance in U.S. Appl. No. 09/271,336.
Apr. 20, 2001 Office Action in U.S. Appl. No. 09/589,353.
Aug. 30, 2001 Notice of Allowance in U.S. Appl. No. 09/589,353.
Dec. 13, 2002 Office Action in U.S. Appl. No. 09/991,931.
Jul. 15, 2003 Office Action in U.S. Appl. No. 09/991,931.
Dec. 23, 2003 Office Action in U.S. Appl. No. 09/991,931.
Jan. 30, 2004 Office Action in U.S. Appl. No. 09/991,931.
Jul. 6, 2004 Notice of Allowance in U.S. Appl. No. 09/991,931.
Oct. 24, 2005 Office Action in U.S. Appl. No. 10/954,294.
Apr. 6, 2006 Notice of Allowance in U.S. Appl. No. 10/954,294.
Oct. 4, 2007 Office Action in U.S. Appl. No. 11/480,828.
Apr. 16, 2008 Office Action in U.S. Appl. No. 11/480,828.
Feb. 17, 2009 Office Action in U.S. Appl. No. 11/480,828.
Nguyen Ha Tran T
Oliff & Berridg,e PLC
Seiko Epson Corporation
Whalen Daniel
LandOfFree
Semiconductor device and method of manufacturing the same,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2641789