Fishing – trapping – and vermin destroying
Patent
1989-03-01
1990-06-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437157, 357 233, 357 234, H01L 21265
Patent
active
049353799
ABSTRACT:
The invention provides a semiconductor device and manufacturing method therefor which comprises: a semiconductor substrate of a first conductivity type, source and drain regions of a second conductivity type provided on the surface of the substrate in a mutually electrically isolated arrangement, and a gate electrode provided on the surface of the substrate on the other side of an insulating film and the substrate surface including a channel region between these aforementioned regions; at least the drain region, of which the source and drain regions, consisting of: a first impurity diffusion region provided on the substrate surface in the vicinity of the end portion of the gate electrode; a second impurity diffusion region more highly doped than the first impurity diffusion region and provided in at least a portion of the surface of the aforementioned diffusion region adjacent the end portion of this first impurity diffusion region; and a third impurity diffusion region more highly doped than the second impurity diffusion region and provided on the substrate surface adjacent to the end portion of this second impurity diffusion region.
REFERENCES:
patent: 4080618 (1969-07-01), Tango et al.
patent: 4172260 (1972-02-01), Okabe et al.
patent: 4342149 (1982-08-01), Jacobs et al.
patent: 4356623 (1982-11-01), Hunter
patent: 4382826 (1983-05-01), Pfleiderer et al.
patent: 4402761 (1983-09-01), Feist
patent: 4442591 (1984-04-01), Haken
patent: 4514897 (1985-05-01), Chiu et al.
patent: 4590663 (1986-05-01), Haken
patent: 4649629 (1987-03-01), Miller et al.
patent: 4680603 (1987-07-01), Wei et al.
patent: 4691433 (1987-09-01), Pimbley et al.
patent: 4703551 (1987-11-01), Szluk et al.
patent: 4735914 (1988-04-01), Hendrickson et al.
patent: 4746624 (1988-05-01), Cham et al.
IEEE Journal of Solid-State Circuits, vol. SC-17, No. 2, Apr. 1982, pp. 220-226, New York, U.S.; P. J. Tsang et al.: "Fabrication of High-Performance LDDFETs w/Oxide Sidewall-Spacer Tech.".
IEEE Trans. on Elec. Dev., vol. ED-27, pp. 1359-1367, Aug. 1980, Ogura et al., "Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect Transistor".
IEEE Electron Device Lett., vol. EDL-5, p. 71, Mar. 1984, Hsu et al., "Structure-Enhanced MOSFET Degradation Due to Hot Electron Injection".
Hearn Brian E.
Kabushiki Kaisha Toshiba
Wilczewski M.
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2260269