Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2011-06-28
2011-06-28
Clark, S. V (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S777000
Reexamination Certificate
active
07968990
ABSTRACT:
A method of fabricating a semiconductor device includes: mounting a semiconductor chip on a substrate; forming an upper connection terminal on a side of the substrate on which the semiconductor chip is mounted; forming a resin seal portion that seals the semiconductor chip and the upper connection terminal so that an upper surface of the upper connection terminal is exposed; and shaping the upper connection terminal so that the upper surface of the upper connection terminal becomes lower than an upper surface of the resin seal portion.
REFERENCES:
patent: 6838761 (2005-01-01), Karnezos
patent: 6924550 (2005-08-01), Corisis et al.
patent: 6927484 (2005-08-01), Thomas et al.
patent: 7239164 (2007-07-01), Tamaki
patent: 7332801 (2008-02-01), Low et al.
patent: 7723839 (2010-05-01), Yano et al.
patent: 4148586 (1992-05-01), None
patent: 7183426 (1995-07-01), None
patent: 10200049 (1998-07-01), None
patent: 2002343899 (2002-11-01), None
patent: 2004327855 (2004-11-01), None
Kasai Junichi
Meguro Kouichi
Onodera Masanori
Tanaka Junji
Taya Koji
Clark S. V
Spansion LLC
LandOfFree
Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622613