Semiconductor device and method of fabricating the same

Details Semiconductor device and method of fabricating the same Semiconductor device and method of fabricating the same

1998-06-25

2000-10-24

Saadat, Mahshid

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

257750, 257752, 257755, 257758, H01L 2348, H01L 2352, H01L 2940

Patent

active

061371769

ABSTRACT:
A process of forming an interlayer dielectric on a semiconductor substrate including an electronic element includes:

REFERENCES:
patent: 4361599 (1982-11-01), Wourms
patent: 4829024 (1989-05-01), Klein et al.
patent: 4829363 (1989-05-01), Thomas et al.
patent: 5202579 (1993-04-01), Fujii et al.
patent: 5427666 (1995-06-01), Muller et al.
patent: 5482884 (1996-01-01), McCollum et al.
patent: 5627391 (1997-05-01), Shimada et al.
patent: 5691571 (1997-11-01), Hirose et al.
patent: 5877086 (1999-03-01), Aruga
T. Yoshie et al., "Deposition characteristics of SiH.sub.4 /H.sub.2 O.sub.2 CVD SiO.sub.2 ", Applied Physics Society, Spring 1997, 30p-F-15.
M. Kubo et al., "NMOS Hot Carrier Reliability Evaluation in CVD Oxide Using SiH.sub.4 and H.sub.2 O.sub.2 Chemistry", Applied Physics Society, Spring 1997, 28p-F-18.
M. Matsuura et al., "Substrate-dependent characteristics of CVD oxide Using SiH.sub.4 and H.sub.2 O.sub.2 Chemistry (3)", Applied Physics Society, Autumn 1995, 26p-ZB-6.
N. Nishimura et al., "A novel interlayer dieectric process using CVD oxide with SiH.sub.4 and H.sub.2 O.sub.2 chemistry (1)", Applied Physics Society, Spring 1995, 30a-C-3.
M. Matsuura et al., "A novel interlayer dielectric process using CVD oxide with SiH.sub.4 and H.sub.2 O.sub.2 chemistry (2)", Applied Physics Society, Spring 1995, 30a-C-4.
S. McClatchie et al., "Low Dielectric Constant Flowfill Technology for IMD Applications", Electrotech Ltd., Date Unknown, pp. 26-32.
M. Matsuura et al., "An Advanced Planarizing Interlayer Dielectric Using SiH.sub.4 and H.sub.2 O.sub.2 Chemistry", Dry Process Symposium, 1995, pp. 261-268.
A. Kiermasz, et al., "Planarisation for Sub-Micron Devices Utilising a New Chemistry", Presented at DUMIC Conference, California, Feb. 1995.
S. McClatchie et al., "Inorganic CVD Planarisation", Printed in European Semiconductor, Sep. 1995.

Affiliated with

Also associated with

Rating

Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1966807