Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2006-09-19
2006-09-19
Richards, N. Drew (Department: 2815)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S110000, C438S119000, C438S125000, C257SE23003
Reexamination Certificate
active
07109067
ABSTRACT:
Lands and Cu wirings are formed on surfaces of a glass epoxy substrate, and a solder mask is formed on the lands and the Cu wirings to form a chip-mounting substrate. A bottom surface of the chip-mounting substrate is made rough, and a semiconductor chip is mounted on a top surface of the chip-mounting substrate. Through holes communicating with the Cu wirings are formed on the solder mask to expose the Cu wirings. Solder balls are formed on the Cu wrings by thermal compression welding. Underfill material is injected into a clearance formed between the chip mounting substrate and a printed circuit board. Since the surface of the chip-mounting substrate is made rough, an area of a contact surface between the chip-mounting substrate and underfill material increases, hence an adhesive strength between the chip-mounting substrate and the printed circuit board is heightened.
REFERENCES:
patent: 4786545 (1988-11-01), Sakuma et al.
patent: 5055321 (1991-10-01), Enomoto et al.
patent: 5278429 (1994-01-01), Takenaka et al.
patent: 5473512 (1995-12-01), Degani et al.
patent: 5519251 (1996-05-01), Sato et al.
patent: 5545589 (1996-08-01), Tomura et al.
patent: 5756380 (1998-05-01), Berg et al.
patent: 5816478 (1998-10-01), Kaskoun et al.
patent: 5834832 (1998-11-01), Kweon et al.
patent: 5872399 (1999-02-01), Lee
patent: 5874322 (1999-02-01), Evers
patent: 5925403 (1999-07-01), Yoshizawa et al.
patent: 6197615 (2001-03-01), Song et al.
patent: 6286207 (2001-09-01), Oura et al.
patent: 6288451 (2001-09-01), Tsao
patent: 6323542 (2001-11-01), Hashimoto
patent: 6344753 (2002-02-01), Takada et al.
patent: 63-94646 (1988-04-01), None
patent: 04-056347 (1992-05-01), None
patent: 05-166976 (1993-07-01), None
patent: 09-148374 (1997-06-01), None
patent: 10-256458 (1998-09-01), None
patent: 11-243162 (1999-09-01), None
patent: 2973988 (1999-09-01), None
patent: 11-345918 (1999-12-01), None
Japanese Office Action dated Jan. 24, 2003, with partial English translation.
McGinn IP Law Group PLLC
Richards N. Drew
LandOfFree
Semiconductor device and method for fabricating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for fabricating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for fabricating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3614592