Stock material or miscellaneous articles – All metal or with adjacent metals – Composite; i.e. – plural – adjacent – spatially distinct metal...
Reexamination Certificate
1999-09-23
2002-03-26
Dawson, Robert (Department: 1712)
Stock material or miscellaneous articles
All metal or with adjacent metals
Composite; i.e., plural, adjacent, spatially distinct metal...
C257S791000, C257S792000, C257S793000, C523S427000, C523S428000, C523S443000, C525S481000, C525S524000, C525S525000, C525S526000, C528S106000
Reexamination Certificate
active
06361879
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a sealed semiconductor chip having a surface film comprising a sealed resin composition and also relates to a semiconductor-sealing resin composition sealing the semiconductor chip. Further the invention relates to a sealed semiconductor chip fabricated by sealing semiconductor chips in wafers followed by cutting the wafers .
BACKGROUND OF THE INVENTION
With the recent tendency toward downsized portable appliances, parts of semiconductor devices for those appliances are being much downsized and thinned and their quality is being much improved. A conventional semiconductor device comprises semiconductor chips and a lead frame, in which the chips except outer electrodes (pins) that are necessary for mounting the chips on a printed circuit board are sealed with a resin on their both surfaces. Therefore, developing a new method of packaging lead frames and semiconductor chips has heretofore been essentially targeted for downsized semiconductor devices. For thinned semiconductor devices, the thickness of the sealing resin is being reduced.
Through those technical developments, the volume of the sealing resin for semiconductor devices has been reduced, and thinned TSOPs (thin small outline packages) and multi-pinned QFPs (quad flat packages) have come on the market.
On the other hand, for chip-size semiconductor devices, some proposals have been made for flip chip bonding with under filler injection or for resin reinforcement of outer electrodes of bumps at their root.
However, the flip chip bonding requires high-level packaging techniques of package makers and, in addition, increases the packaging costs. The resin reinforcement at the root of bumps lowers the reliability of semiconductor devices, though not so much increasing the packaging costs.
One goal of the present invention is to provide a highlyreliable, chip-size semiconductor chip at low cost.
On the other hand, a method of sealing semiconductor chips in wafers is problematic in that creating a good seal with no defect of conventional sealing resins on the entire surface of wafers is difficult, wafers are often warped when entirely sealed with conventional resins, and the reliability of semiconductor devices, including temperature cycle resistance and moisture resistance thereof, is poor.
Another goal of the invention is to provide a highlyreliable, semiconductor-sealing resin composition capable of creating a good seal on wafers with little warping of the wafers in a method of fabricating semiconductor chips sealed with the resin composition in wafers.
DISCLOSURE OF THE INVENTION
The invention is a sealed semiconductor chip comprising a semiconductor chip having a surface film comprising a sealed resin composition, wherein the resin composition has a linear expansion coefficient of 60×10
−6
/K or less at a temperature equal to or lower than its glass transition point and 140×10
−6
/K or less at a temperature equal to or higher than its glass transition point.
The invention is also a semiconductor-sealing resin composition for sealing a semiconductor chip having a surface film comprising a sealed resin composition, wherein the resin composition has a linear expansion coefficient of 60×10
−6
/K or less at a temperature equal to or less than its glass transition point and 140×10
−6
/K or less at a temperature equal to or higher than its glass transition point.
REFERENCES:
patent: 5298548 (1994-03-01), Shiobara et al.
patent: 5731370 (1998-03-01), Shiobara et al.
Kawahara Toshimi
Takigawa Yukio
Tanaka Masayuki
Tsutsumi Yasuaki
Aylward D.
Dawson Robert
Harrison Schnader
Segal & Lewis LLP
Toray Industries Inc.
LandOfFree
Semiconductor device and method for fabricating it, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for fabricating it, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for fabricating it, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2884299