Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including high voltage or high power devices isolated from...
Reexamination Certificate
2009-03-11
2011-10-04
Doan, Theresa T (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including high voltage or high power devices isolated from...
C257S500000, C257S510000, C257S506000, C438S221000
Reexamination Certificate
active
08030730
ABSTRACT:
An N-layer is formed on a semiconductor substrate, with a BOX layer interposed. In the N-layer, a trench isolation region is formed to surround the N-layer to be an element forming region. The trench isolation region is formed to reach the BOX layer, from the surface of the N-layer. Between trench isolation region and the N-layer, a P type diffusion region10ais formed. The P type diffusion region is formed continuously without any interruption, to be in contact with the entire surface of an inner sidewall of the trench isolation region surrounding the element forming region. In the element forming region of the N-layer, a prescribed semiconductor element is formed. Thus, a semiconductor device is formed, in which electrical isolation is established reliably, without increasing the area occupied by the element forming region.
REFERENCES:
patent: 5241210 (1993-08-01), Nakagawa et al.
patent: 5343067 (1994-08-01), Nakagawa et al.
patent: 5434444 (1995-07-01), Nakagawa et al.
patent: 5519241 (1996-05-01), Oppermann et al.
patent: 5536961 (1996-07-01), Nakagawa et al.
patent: 5646063 (1997-07-01), Mehta et al.
patent: 5943578 (1999-08-01), Katakabe et al.
patent: 6242763 (2001-06-01), Chen et al.
patent: 6355537 (2002-03-01), Seefeldt
patent: 6429502 (2002-08-01), Librizzi et al.
patent: 6518146 (2003-02-01), Singh et al.
patent: 6569700 (2003-05-01), Yang
patent: 6646319 (2003-11-01), Itakura et al.
patent: 6676748 (2004-01-01), Himi et al.
patent: 6987303 (2006-01-01), Yu
patent: 7041572 (2006-05-01), Yang et al.
patent: 2002/0121658 (2002-09-01), Liu et al.
patent: 2003/0119245 (2003-06-01), Iwamatsu et al.
patent: 2004/0145027 (2004-07-01), Nitta et al.
patent: 2005/0090047 (2005-04-01), Hawley et al.
patent: 2005/0090073 (2005-04-01), Hawley et al.
patent: 2005/0179071 (2005-08-01), Mouli
patent: 2005/0212071 (2005-09-01), Yue et al.
patent: 2005/0282375 (2005-12-01), Nitta et al.
patent: 02-016751 (1990-01-01), None
patent: 04-123456 (1992-04-01), None
patent: 05-136436 (1993-06-01), None
patent: 07-169868 (1995-07-01), None
patent: 2001-044437 (2001-02-01), None
patent: 2001-210811 (2001-08-01), None
patent: 2001-345377 (2001-12-01), None
patent: 2003-197639 (2003-07-01), None
patent: 2004-031505 (2004-01-01), None
Japanese Notice of Grounds of Rejection, w/ English translation thereof, issued in Japanese Patent Application JP 2005-125243 dated May 10, 2011.
Igarashi Takayuki
Nitta Tetsuya
Doan Theresa T
McDermott Will & Emery LLP
Renesas Electronics Corporation
LandOfFree
Semiconductor device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4280415