Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1991-06-05
1993-07-20
LaRoche, Eugene R.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257774, 257775, 257776, H01L 2188, H01L 2190
Patent
active
052296458
ABSTRACT:
The semiconductor device includes a silicon substrate, a conductor thin film formed over the surface of the silicon substrate with a first insulating film interposed therebetween, a second insulating film covering the upper surface of the conductor thin film, and an interconnection layer formed on the second insulating film. A contact hole is formed in the second insulating film and the conductor thin film and the interconnection layer are electrically connected to each other through the contact hole. An insulator layer or a conductor layer in an electrically floating state is selectively formed between the conductor thin film and the surface of the silicon substrate at least immediately below the contact hole. The semiconductor device is formed, for example, by selectively forming a conductor layer on the first insulating film, covering the exposed surface thereof with an insulating film, and then depositing the conductor thin film. In accordance with the semiconductor device and the manufacturing method thereof, even if the conductor thin film is penetrated by an anisotropic etching at the time of forming the contact hole, insulation between the silicon substrate and the conductor thin film is ensured without fail, and a highly reliable semiconductor device can be provided with high productivity, having no defect due to dielectric breakdown.
REFERENCES:
patent: 4510678 (1985-04-01), Eggers
patent: 4536949 (1985-08-01), Takayama et al.
patent: 4638400 (1987-01-01), Brown et al.
patent: 4737838 (1988-04-01), Watanabe
patent: 4754318 (1988-06-01), Momose et al.
patent: 4774561 (1988-09-01), Takagi
patent: 4811076 (1989-03-01), Tigelaar et al.
patent: 4876582 (1989-10-01), Janning
patent: 4890148 (1989-12-01), Ikeda et al.
patent: 4961104 (1990-10-01), Hirakawa
patent: 5086370 (1992-02-01), Yasaitis
Berenbaum, "Increasing resistance to electromigration in thin metal films," IBM TDB, vol. 14, No. 2, Jul. 1971 pp. 601-602.
English abstract of Japanese Patent Laying Open No. 62-42524 laid open Feb. 24, 1987.
LaRoche Eugene R.
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Viet Q.
LandOfFree
Semiconductor device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1762884