Semiconductor device manufacturing: process – Having organic semiconductive component
Reexamination Certificate
2011-01-25
2011-01-25
Cao, Phat X (Department: 2814)
Semiconductor device manufacturing: process
Having organic semiconductive component
C438S082000, C257S040000, C257SE21460, C257SE51006
Reexamination Certificate
active
07875494
ABSTRACT:
It is an object of the present invention to form an organic transistor including an organic semiconductor having high crystallinity without loosing an interface between an organic semiconductor of a channel where carriers are spread out and a gate insulating layer and deteriorating a yield. A semiconductor device according to the present invention has a stacked structure of organic semiconductor layers, and at least the upper organic semiconductor layer is in a polycrystalline or a single crystalline state and the lower organic semiconductor layer is made of a material serving as a channel. Carrier mobility can be increased owing to the upper organic semiconductor layer having high crystallinity; thus, insufficient contact due to the upper organic semiconductor layer can be compensated by the lower organic semiconductor layer.
REFERENCES:
patent: 5315129 (1994-05-01), Forrest et al.
patent: 5500537 (1996-03-01), Tsumura et al.
patent: 5894151 (1999-04-01), Yamazaki et al.
patent: 6278127 (2001-08-01), Dodabalapur et al.
patent: 2002/0179901 (2002-12-01), Arai et al.
patent: 2005/0247928 (2005-11-01), Unno
patent: 2006/0202196 (2006-09-01), Kawakami et al.
patent: 2001-094107 (2001-04-01), None
patent: 2004-023021 (2004-01-01), None
patent: WO 2006-016669 (2006-02-01), None
Yamashiro et al., “The Growth of High Quality C60Thin Film on Ultra Smooth Pentacene Buffer Layer”, 51stSpring Meeting the Japan Society of Applied Physics and Related Societies, 28p-Zf-9, pp. 1343, Mar. 28, 2004.
Yamaguchi et al., “Fabrication and Characterization of Fullerene FET With a Pentacene Monolayer”, 53rdSpring Meeting The Japan Society of Applied Physics and Related Societies, 23a-ZG-9, pp. 1414, Mar. 22, 2006.
Furukawa Shinobu
Imahayashi Ryota
Cao Phat X
Costellia Jeffrey L.
Garrity Diana C
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Semiconductor device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723813