Metal treatment – Barrier layer stock material – p-n type
Patent
1995-03-24
1995-11-14
Thomas, Tom
Metal treatment
Barrier layer stock material, p-n type
437 27, 437 28, 148 331, 148DIG12, H01L 2120
Patent
active
054663032
ABSTRACT:
A semiconductor device, which can easily form hyper abrupt junction type junction having a desired depletion layer width or transition region width, is disclosed. A silicon oxide film is formed on the mirror polished side surface of a P-type semiconductor substrate. Then, a P-type diffusion layer is formed by means of heat treatment. In this process, impurity concentration distribution is formed in such a way that the impurity concentration distribution can abruptly decrease from the mirror polished side surface of the substrate. Following this, the oxide film is removed by etching, and hyper abrupt type PN junction is obtained by sticking the mirror polished side surface of a high impurity concentration N-type semiconductor substrate and the high impurity concentration diffusion side of the above P-type semiconductor substrate to each other in the same surface direction as that of the above P-type semiconductor substrate. Then, the P-type semiconductor substrate is ground and polished from the non-mirror polished surface side for thinning. Finally, a silicon oxide film is formed on the ground and polished surface side, ions are implanted thereinto and heat treatment is provided thereto within the nitrogen atmosphere to form a P.sup.+ -type diffusion layer.
REFERENCES:
patent: 4638552 (1987-01-01), Shimbo et al.
patent: 4935386 (1990-06-01), Nakagawa et al.
patent: 4939101 (1990-07-01), Black et al.
patent: 5128277 (1992-07-01), Hideshima et al.
patent: 5141887 (1992-08-01), Liaw et al.
patent: 5374582 (1994-12-01), Okonogi et al.
Yamaguchi, et al: "Fabrication of Super Junction by Wafer Direct Bonding", Extended Abstracts (The 41st Spring Meeting, 1994) No. 2, The Japan Society of Applied Physics and Realted Societies, Mar. 28, 1994, 29p-ZL-15.
Fujino Seiji
Hattori Tadashi
Yamaguchi Hitoshi
Dang Trung
Nippondenso Co. Ltd.
Thomas Tom
LandOfFree
Semiconductor device and manufacturing method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1218169