1978-10-30
1981-01-06
Wojciechowicz, Edward J.
357 22, 357 55, 357 56, 357 58, 357 90, H01L 2778
Patent
active
042439973
ABSTRACT:
The first and second intrinsic semiconductor layers of thickness d are formed on a P type semiconductor substrate, keeping a prescribed interval therebetween, whereby a groove of depth d may be made between these layers. A dielectric layer is formed in such a way that it may cover a base and sides of the groove and a surface of the intrinsic semiconductor layer. On this surface, a gate electrode formed of polysilicon exists. Diffusion regions of a source and a drain of depths X.sub.sj and X.sub.dj are formed, in the neighborhood of groove sides, in the first and second intrinsic semiconductor layers (X.sub.sj, X.sub.dj d), resulting in an MOS transistor.
REFERENCES:
patent: 3975221 (1976-08-01), Rodgers
patent: 4003126 (1977-01-01), Holmes et al.
Ames et al.-IBM Tech. Bul.-vol. 9, No. 1, Jun. 1976.
Masuoka Fujio
Natori Kenji
Tokyo Shibaura Electric Co. Ltd.
Wojciechowicz Edward J.
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-288085