Semiconductor device

Details Semiconductor device Semiconductor device

1985-05-17

1987-05-19

Clawson, Jr., Joseph E.

357 60, 357 89, 357 22, H01L 2974

Patent

active

046672150

ABSTRACT:
In manufacturing a GTO, a silicon wafer is cut away along one of the crystal planes indicated by {100} in Miller indices, and the burried gate or the current channels are so arranged on the crystal plane that at least one longitudinal direction thereof is substantially in parallel with at least one of axes indicated by <100> on condition that the inner product of the plane vector and the axis vector is zero. In the GTO thus manufactured, it is possible to minimize the crystal defect density on the crystal plane and thus to realize the GTOs having uniform turned-on voltage, in particular, while increasing the controllable current markedly. P

REFERENCES:
patent: 3798513 (1974-03-01), Ono
patent: 3821783 (1974-06-01), Sugita et al.
patent: 3998674 (1976-12-01), Cameron et al.
patent: 3999211 (1976-12-01), Udss
patent: 4171995 (1979-10-01), Nishizawa et al.
Patent Abstracts of Japan, vol. 7, No. 251, Nov. 8, 1983, p. (E-209).

Affiliated with

Also associated with

Rating

Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1567772