Metal treatment – Barrier layer stock material – p-n type – With contiguous layers of different semiconductive material
Patent
1989-04-10
1990-06-26
Hearn, Brian E.
Metal treatment
Barrier layer stock material, p-n type
With contiguous layers of different semiconductive material
148DIG11, 148 33, 357 34, 437 31, 437 77, 437954, H01L 2120, H01L 3300
Patent
active
049369288
ABSTRACT:
A semiconductor structure is provided comprising a bulk substrate of semiconductor material having a first-type doping conductivity in a first dopant concentration. A first layer of semiconductor material is epitaxially formed on the substrate, such first layer having the first-type doping conductivity in a second dopant concentration lower than the first concentration. A second layer of semiconductor material is epitaxially formed on the first layer, the second layer having a second-type doping conductivity opposite to the first-type doping conductvity and thereby forming a P-N junction with the first layer. A plurality of regions, comprising semiconductor material having the first-type doping conductivity and extending through the second layer and a predetermined distance into the first layer, are further included for providing electrical isolation between active devices formed in different regions of the second layer. The thickness of the first layer is selected to be greater than the diffusion lengths of electron-hole pairs emitted by the bulk substrate in response to incident radiation and smaller than the thickness of the bulk substrate. With such arrangement, electron-hole pairs emitted by the substrate are substantially prevented from reaching such P-N junction, and few electron-hole pairs are emitted by the first layer, due to the small thickness thereof. Thus, electron-hole current at such P-N junction is reduced, thereby decreasing the effects of incident radiation on active devices formed in the semiconductor structure.
REFERENCES:
patent: 3769105 (1973-10-01), Chen et al.
patent: 3775196 (1973-11-01), Wakamiya et al.
patent: 3904450 (1975-09-01), Evans et al.
patent: 3912555 (1975-10-01), Tsuyuki
patent: 3928091 (1925-12-01), Tashi et al.
patent: 3974560 (1976-08-01), Mueller et al.
patent: 3993512 (1976-11-01), Encinas
patent: 4014718 (1977-03-01), Tomozawa et al.
patent: 4135954 (1979-01-01), Chang et al.
patent: 4160988 (1979-07-01), Russell
patent: 4216489 (1980-08-01), Clemens et al.
patent: 4228807 (1981-11-01), Enzlin et al.
patent: 4381952 (1983-05-01), Rosen
patent: 4512076 (1985-04-01), Mehrotra et al.
patent: 4721684 (1988-01-01), Musumeci
Jones et al., "Power Darlington Amplifier with Integrated Clamp Diode", IBM TDB, vol. 16, No. 6, pp. 1735-1736, Nov. 1973.
Ghandhi, "VLSI Fabrication Principles", John Wiley & Sons, New York, N.Y., 1983, pp. 572-575.
Warner, Jr. et al., "Integrated Circuits", McGraw Hill, New York, NY, 1979, pp. 138-151.
Sorab K. Ghandhi, "VLSI Fabrication Principles", John Wiley & Sons, New York, NY, 1983, pp. 143-146.
"Experimental Realisation of a Full Adder by Substrate Fed Threshold Logic Structure"; Electronics Letters; vol. 19. No. 16; 1983; pp. 613-615; C. H. Han, et al.
"Feasibility of Substrate Fed Threshold Logic"; IEEE Journal of Solid-State Circuits; vol. SC-18, No. 2; 1983; pp. 160-164; C. H. Han et al.
"ESL, A Fast and Dense Low-Power Logic, Made in a Standard Schottky Process", by J. Lohstroh, IEEE Journal of Solid State Circuits, vol. SC-14, No. 3, Jun. 1979, pp. 585-590.
"Rad-Hard Array Contains 5000 Gates", Electronic Products, Sep. 2, 1985, pp. 42-43.
Go Jok Y.
Shaw Gerard J.
Bunch William
Hearn Brian E.
Raytheon Company
Sharkansky Richard M.
Walsh Edmund J.
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1123769