Semiconductor crystal, fabrication method thereof, and...

Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Heterojunction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S022000, C257S192000, C257S077000, C257S616000

Reexamination Certificate

active

06403976

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a group IV element mixed crystal semiconductor, a fabrication method thereof, and a semiconductor device using such a mixed crystal semiconductor.
In recent years, attempts have been made to fabricate a semiconductor device utilizing heterojunction on a Si substrate for realizing a semiconductor device capable of operating at a higher speed than a conventional homojunction Si device. As materials for formation of heterojunction with Si, SiGe and SiGeC are expected promising, which are mixed crystal semiconductors including Ge and C, elements of the same group IV as Si.
In particular, a SiGeC ternary mixed crystal semiconductor has attracted considerable attention because the band gap and lattice constant thereof can be controlled independently by changing the mole fraction of the three elements, providing high degree of freedom in device design and allowing for lattice match with Si. For example, as disclosed in Japanese Laid-Open Patent Publication No. 10-116919, it is considered possible to realize a field effect transistor capable of operating at a higher speed than a conventional Si device by utilizing conduction band discontinuity formed at a hetero-interface between a Si layer and a SiGeC layer to use two-dimensional electron gas generated at the interface as a carrier.
Presently, a SiGeC mixed crystal is prepared by a method in which C source gas is introduced during epitaxial growth of a SiGe layer, or a method in which C ions are implanted into a SiGe layer.
However, as described in Applied Physics Letters, Vol. 65 (1994) p. 2559, for example, the incorporation of carbon into a SiGe layer has its limitation. It is known that the SiGe layer markedly degrades in crystalline quality and becomes amorphous when about 4% or more of C atoms is introduced into the SiGe layer. Moreover, according to experiments carried out by the present inventors, a SiGeC layer degrades in crystalline quality when it is annealed at certain temperatures. In particular, it has been observed that the degradation in crystalline quality tends to become more significant as the C concentration increases.
FIG. 8
is a view of data obtained from the experiments carried out by the present inventors, showing a change in X-ray diffraction spectra of samples of a SiGe
0.31
C
0.0012
crystal layer annealed at various temperatures. As is observed from this figure, the positions of the diffraction peaks of the samples annealed at temperatures of 800° C. or lower are hardly different from that of the as-grown sample. However, the position of the diffraction peak of the sample annealed at 900° C. exhibits a little shift from that of the as-grown sample, and as the annealing temperature is increased to 950° C. or higher, the position of the diffraction peak of the annealed sample starts shifting widely from that of the as-grown sample. Moreover, for the samples annealed at temperatures of 1000° C. or higher, while the half-width at the peak increases, fringes observed in the diffraction spectrum of the as-grown sample almost disappear. Thus, according to the illustrated experiment data, it is found that the SiGe
0.31
C
0.0012
crystal layer degrades in crystalline quality when it is annealed at about 950° C. or higher.
The present inventors have further carried out experiments to investigate the cause of the degradation in the crystalline quality of the SiGeC crystal layer, and found that the degradation of the SiGeC crystal layer by annealing is mainly because Ge—C bonds in the mixed crystal is markedly unstable compared with Si—C bonds.
FIGS.
7
(
a
) and
7
(
b
) are views showing changes in X-ray diffraction spectra of samples of a Ge
0.98
C
0.02
crystal layer grown on a Ge substrate and a Si
0.98
C
0.02
crystal layer grown on a Si substrate, respectively, annealed at various temperatures. The Ge
0.98
C
0.02
crystal layer was grown by implanting C ions into a Ge substrate followed by annealing, and the Si
0.98
C
0.02
crystal layer was epitaxially grown on a Si substrate using Si and C source gases.
As shown in FIG.
7
(
a
) where a Ge
0.98
C
0.02
crystal layer was grown on a Ge substrate, the diffraction peaks of the samples annealed at 475 to 550° C. are observed at substantially the same positions, whereas no diffraction peaks are observed for the samples annealed at 450° C. or lower. When the annealing temperature is 600° C. or higher, the diffraction peak position of the Ge
0.98
C
0.02
crystal layer shifts. In particular, the peak disappears for the sample annealed at 700° C. or higher. This indicates that the GeC crystal is subjected to some change when it is annealed at a temperature of 600° C. or higher. More specifically, it indicates that Ge—C bonds are segregated.
As shown in FIG.
7
(
b
) where a Si
0.98
C
0.02
crystal layer was grown on a Si substrate, the diffraction peak is clearly observed for the Si
0.98
C
0.02
crystal layer annealed at a temperature up to 1000° C.
In view of the above results, it is found that the instability of Ge—C bonds is a cause of the degradation in the crystalline quality of the SiGeC crystal, indicating that suppressing formation of Ge—C bonds is a decisive factor for improving the crystalline quality.
SUMMARY OF THE INVENTION
An object of the present invention is providing a SiGeC mixed crystal with good crystalline quality and thermal stability, a fabrication method thereof, and a semiconductor device using such a SiGeC mixed crystal. This can be achieved by eliminating the cause of instability of a SiGeC layer, i.e., by forming a short-period superlattice layer which is free from Ge—C bonds but nevertheless can be considered as a SiGeC crystal layer.
The semiconductor crystal of the present invention comprises a Si
1−x
Ge
x
/Si
1−y
C
y
superlattice structure (0<x,y<1) including two or more periods of alternately grown Si
1−x
Ge
x
layers containing Si and Ge as major components and Si
1−y
C
y
layers containing Si and C as major components, wherein the Si
1−x
Ge
x
/Si
1−y
C
y
superlattice structure functions as a single SiGeC layer.
The above Si
1−x
Ge
x
/Si
1−y
C
y
superlattice structure can function as a single SiGeC layer with Ge—C bonds hardly contained therein. As a result, a semiconductor crystal which can maintain good crystalline quality stably even when subjected to annealing and still has the same function as a SiGeC layer is obtained.
The thickness of each of the Si
1−x
Ge
x
layers and the Si
1−y
C
y
layers in the Si
1−x
Ge
x
/Si
1−y
C
y
superlattice is smaller than the thickness which allows discrete quantization levels to be generated. This ensures to obtain the Si
1−x
Ge
x
/Si
1−y
C
y
short-period superlattice which functions as a single SiGeC layer.
The semiconductor device of the present invention comprises: a substrate; a first semiconductor layer containing at least Si, formed on the substrate; and a second semiconductor layer formed in contact with the first semiconductor layer for functioning as a SiGeC layer, wherein the second semiconductor layer has a structure including two or more periods of alternately grown Si
1−x
Ge
x
layers (0<x<1) containing Si and Ge as major components and Si
1−y
C
y
layers (0<y<1) containing Si and C as major components.
By the above construction, heterojunction such as Si/SiGeC can be formed between the first and second semiconductor layers. Utilizing this heterojunction, an advanced semiconductor device, e.g., a field effect transistor which functions as a high electron mobility transistor (HEMT), can be provided.
The thickness of each of the Si
1−x
Ge
x
layers and the Si
1−y
C
y
layers is preferably smaller than the thickness which allows discrete quantization levels to be generated.
The first fabrication method of a semiconductor crystal of the present invention comprises repeating epitaxial growth of a Si
1−x
Ge
x
layer (0<x<1) containing Si and Ge as major components and epitaxial growth of a

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor crystal, fabrication method thereof, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor crystal, fabrication method thereof, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor crystal, fabrication method thereof, and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2891507

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.