Semiconductor constructions

Details Semiconductor constructions Semiconductor constructions

2006-08-22

2006-08-22

Clark, S. V. (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

With means to control surface effects

Insulating coating

C257S649000

Reexamination Certificate

active

07095095

ABSTRACT:
The invention includes a semiconductor construction. The construction has a semiconductor material die with a front surface, a back surface in opposing relation to the front surface, and a thickness of less than 400 microns between the front and back surfaces. The construction also has circuitry associated with the die and over the front surface of the die, and a layer touching the back surface of the die. The layer can correspond to getter-inducing material and/or to a stress-inducing material. The layer can have a composition which includes silicon dioxide and/or silicon nitride. The composition can include one or more hydrogen isotopes, and the hydrogen isotopes can have a higher abundance of deuterium than the natural abundance of deuterium.

REFERENCES:
patent: 3698078 (1972-10-01), Redington
patent: 4234352 (1980-11-01), Swanson
patent: 4568565 (1986-02-01), Gupta et al.
patent: 4612408 (1986-09-01), Moddel et al.
patent: 4971655 (1990-11-01), Stefano et al.
patent: 5223734 (1993-06-01), Lowrey et al.
patent: 5236854 (1993-08-01), Higaki et al.
patent: 5240739 (1993-08-01), Doan et al.
patent: 5283459 (1994-02-01), Hirano et al.
patent: 5376405 (1994-12-01), Doan et al.
patent: 5494849 (1996-02-01), Iyer et al.
patent: 5773152 (1998-06-01), Okonogi
patent: 5997634 (1999-12-01), Sandhu et al.
patent: 6255195 (2001-07-01), Linn et al.
patent: 6531378 (2003-03-01), Höpfner
patent: 6541348 (2003-04-01), Nakajima
patent: 6555440 (2003-04-01), Geefay
patent: 6812064 (2004-11-01), Jiang et al.
patent: 6825532 (2004-11-01), Linn et al.
Ilderem, V., et al., “Optimized Deposition Parameters For Low Pressure Chemical Vapor Deposited Titanium Silicide”,Massachusetts Institute of Technology, vol. 135, No. 10, pp. 2590-2596 (Feb. 1988).
Nagabushnam, R.V., et al., “Kinetics And Mechanism Of The C49 to C54 Titanium Disilicide Phase Transformation Formation In Nitrogen Ambient”, 5 Pages (Nov. 1995).
“Hitachi Investigates Wafer-Backside Copper Contamination”; Peters, Laura; www.e-insite.net/semiconductor/index.asp?layout=articlePrint&articleID=CA267266; May 28, 2003; 1 pp.
“15.1 Gettering of Transition Metals in c-SI: Gettering in Silicon Technology”; Hieslmaier, H.; Gettering, Chapter 15; Jun. 1998; pp. 777-808.
“Post-Epitaxial Polysilicon and Si3N4Gettering in Silicon”; Chen, M.C. et al.; Polysilicon J. Electrochem Soc. Solid-State Science and Technology, vol. 129, No6; Jun. 1982; pp. 1295-1299.

Affiliated with

Also associated with

Rating

Semiconductor constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor constructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3616515