Coded data generation or conversion – Converter calibration or testing
Reexamination Certificate
2006-04-21
2008-09-02
Jeanglaude, Jean B (Department: 2819)
Coded data generation or conversion
Converter calibration or testing
C714S724000, C703S014000
Reexamination Certificate
active
07420489
ABSTRACT:
A verifying method and apparatus verifies operation of a semiconductor circuit device by inputting, to a logical simulator, logical models representing a logic circuit and an analog circuit, adding, to the logical model representing the analog circuit, a function that generates a function value in accordance with the state of connections between terminals of the analog circuit and terminals of the logic circuit, outputting the result of comparing the function value generated by the function and an expected value, and, based on a result of the comparison, determining whether or not there is a connection error between the terminals of the analog circuit and the terminals of the logic circuit.
REFERENCES:
patent: 5246813 (1993-09-01), Hoshinouchi et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 5907494 (1999-05-01), Dangelo et al.
patent: 6173426 (2001-01-01), Sanada
patent: 7031889 (2006-04-01), McBride
patent: 2003/0115554 (2003-06-01), Ara et al.
patent: 2003/0125920 (2003-07-01), Matsuoka et al.
patent: 2003/0195736 (2003-10-01), Ghosh et al.
patent: 2004/0006751 (2004-01-01), Kawabe et al.
patent: 2005/0015582 (2005-01-01), Shida et al.
patent: 2004-273476 (2004-09-01), None
LandOfFree
Semiconductor-circuit-device verifying method and CAD... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor-circuit-device verifying method and CAD..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor-circuit-device verifying method and CAD... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3985473