Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-01-18
2002-02-05
Metjahic, Safet (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
Reexamination Certificate
active
06344754
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor chip on which an integrated circuit and the like for driving a display panel are formed. More particularly the present invention includes a semiconductor device package mounted with the semiconductor chip, a probe card for use in testing the semiconductor device package and a package testing method using the probe card.
Conventional methods for mounting an LCD (liquid crystal display) driver chip on an LCD device include the COG (chip on glass) mounting method for directly mounting the chip on a lower glass substrate of an LCD panel and the TCP (tape carrier package) mounting method. In the TCP mounting method, a tape-shaped TCP on which the LCD driver chip is mounted is used, and the LCD driver chip is mounted on the periphery of the LCD panel by bonding electrodes provided on the lower glass substrate of the LCD panel and a conductor pattern on the TCP via ACF (anisotropic conductive film) in a thermocompression bonding manner.
The above-mentioned TCP is constructed as shown in FIG.
10
. In
FIG. 10
, a plurality of LCD drivers
2
,
2
, . . . are mounted at regular intervals in a line in a specified direction on a tape-shaped substrate
1
. Each LCD driver
2
is constructed of an LCD driver chip
3
, input leads
4
, output leads
5
, input testing terminals
6
and output testing terminals
7
. Then, each LCD driver
2
is punched according to a TCP punching size indicated by the dashed lines
8
and formed into the final shape of the LCD driver
2
.
Each LCD driver chip
3
, to be arranged on the substrate
1
, is placed in a position where the coordinate of the centers of sprocket holes
9
and
10
formed at regular intervals on both sides of the substrate
1
coincide with the coordinate of the center of the LCD driver chip
3
in the lengthwise direction (see the LCD driver chip
3
located in the rightmost position on FIG.
10
). Therefore, LCD driver chips
3
are arranged at intervals of an integral multiple of the pitch of the sprocket holes
9
,
10
. For example, the pitch of the sprocket holes
9
,
10
is standardized to 4.75 mm according to JIS in the case of an LCD driver
2
having a length of 6.0 mm from the leading end of the input testing terminals
6
to the trailing end of the output testing terminals
7
. Therefore, LCD drivers
2
are to be arranged at two-pitch intervals of the sprocket holes
9
,
10
.
The output testing terminals
7
will be described next. Although the output testing terminals
7
are simply illustrated as being in a line in
FIG. 10
, the practical arrangement is such that every four terminals are arranged in four columns in the lengthwise direction of the substrate
1
, as shown in FIG.
11
. The multi-column arrangement of the output testing terminals
7
is determined according to the number of output terminals of the LCD driver chip
3
, the minimum allowable size of the output testing terminal
7
determined by the probe pitch of a prober and the TCP width.
On the other hand, through the years, there has been examined a method for reducing the number of LCD drivers
2
to be used per LCD device by increasing the number of outputs of each LCD driver
2
in order to reduce the cost of the LCD module. According to this method, the multi-column arrangement of the output testing terminals
7
as described above is the indispensable condition, and the multi-column arrangement of four to six or more columns has been adopted depending on the number of outputs.
However, the aforementioned conventional TCP construction has the following problems. That is, according to the aforementioned TCP construction, the output testing terminals
7
are arranged in a multiplicity of columns. Therefore, the length from the foremost end of the input testing terminal
6
to the hindmost end of the output testing terminal
7
becomes long, and consequently the length of the substrate
1
becomes long. Then, the requirement that the arrangement pitch of the LCD driver chips
3
must be an integral multiple of the pitch of the sprocket holes
9
,
10
standardized to 4.75 mm conspires to further increase the length of the substrate
1
. Therefore, the substrate
1
is not effectively utilized. As a result, the cost per LCD driver
2
is disadvantageously increased.
SUMMARY OF THE INVENTION
Therefore, the object of the present invention is to provide a low cost semiconductor chip by effectively utilizing the substrate and reducing the testing time thereof. The present invention includes a semiconductor device package mounted with the semiconductor chip, a probe card for use in testing the semiconductor device package and a package testing method using the probe card.
In order to achieve the aforementioned object, the present invention provides a semiconductor chip having input terminals into which electric powers and signals are inputted, wherein
the input terminals are arranged so that electric powers of an identical electric potential or signals of an identical electric potential are supplied to the input terminals of same ordinal number when the terminals are viewed from both sides of the semiconductor chip.
According to the above construction, the input sequence of the signal to be inputted to the input terminal array of the semiconductor chip may be reversed. Furthermore, if the two semiconductor chips are arranged with their input terminals arranged opposite to each other, then the input terminals to which the electric power of an identical electric potential or the signal of an identical electric potential is inputted are arranged opposite to each other. Therefore, in the above case, no electric power short circuit occurs even when an identical electric power is supplied to the input terminals that are opposite to each other.
In one embodiment, adjoining two semiconductor chips are arranged so that a direction of either one of the chips is rotated at an angle of 180 degrees relative to the other.
According to the above construction, the adjoining two semiconductor chips are arranged in opposite directions. Therefore, the above construction enables the inputting of an identical electric power or signal to the input terminals that belong to the adjoining two semiconductor chips and are opposite to each other and enables the reduction of arrangement pitch by commonizing the input testing terminals of both the semiconductor chips.
In one embodiment, mutually opposite input terminals of the adjoining two semiconductor chips are connected together by way of an input lead, and
mutually opposite output terminals of the adjoining two semiconductor chips are connected together by way of an output lead.
According to the above construction, the distance between the input terminals and the distance between the output terminals of the adjoining two semiconductor chips can be reduced, and this allows the arrangement pitch per semiconductor chip to be reduced.
In one embodiment, the input lead is provided with an input testing terminal common to the adjoining two semiconductor chips, and
the output lead is provided with an output testing terminal common to the adjoining two semiconductor chips.
According to the above construction, the input testing terminal of either one of the adjoining two semiconductor chips and the output testing terminal of either one of the adjoining two semiconductor chips are eliminated, and this allows the distance between the input terminals and the distance between the output terminals to be reduced. The arrangement pitch per semiconductor chip is thus reduced.
The present invention also provides a semiconductor chip having input terminals into which an electric powers and signals are inputted, wherein
the input terminals are arranged so that electric powers of an identical electric potential or signals of an identical electric potential are supplied to part of input terminal pairs of same ordinal numbers when the terminals are viewed from both sides of the semiconductor chip.
According to the above construction, the signals to be inputted to the pair of i
LeRoux Etienne
Metjahic Safet
Nixon & Vanderhye P.C.
Sharp Kabushiki Kaisha
LandOfFree
Semiconductor chip, semiconductor device package, probe card... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor chip, semiconductor device package, probe card..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip, semiconductor device package, probe card... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2960354