Active solid-state devices (e.g. – transistors – solid-state diode – With shielding
Patent
1993-03-04
1995-03-21
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
With shielding
257758, 257774, 257508, 257691, 174 35R, 361816, H01L 4900, H01L 2348, H01L 2704, H01L 2944
Patent
active
053999029
ABSTRACT:
A semiconductor chip package wherein the chip is a major contributor to the strength of the package. External contacts and wiring are provided by a multilayer wiring member that has a mesh ground plane with embedded power bus layer over a conductor layer for expansion mismatch control and impedance control, a protective encapsulation covers the bonds from the wiring conductors to the chip, and external contact connections employ fused metal through the contact members.
REFERENCES:
patent: 3409807 (1968-11-01), Gerstner
patent: 4255900 (1980-09-01), Ciccio et al.
patent: 4496793 (1985-01-01), Hanson et al.
patent: 4654248 (1987-03-01), Mohammed
patent: 4796078 (1989-01-01), Phelps, Jr. et al.
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4936646 (1990-06-01), Enochs et al.
patent: 5014113 (1991-05-01), Casto
patent: 5041901 (1991-08-01), Kitano et al.
patent: 5047834 (1991-09-01), Kovac et al.
patent: 5055914 (1991-10-01), Shimizu et al.
patent: 5089876 (1992-02-01), Ishioka
patent: 5166772 (1992-11-01), Soldner et al.
H. R. Bickford et al. "Dual Metal Thickness Tape Automated Bonding Leadframe", IBM Tech Discl. Bull, vol. 32, No. 3A, Aug. 1989, p. 85.
Bickford Harry R.
Coteus Paul W.
Matthew Linda C.
Arroyo T. M.
International Business Machines - Corporation
James Andrew J.
Morris Daniel P.
Riddles Alvin J.
LandOfFree
Semiconductor chip packaging structure including a ground plane does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor chip packaging structure including a ground plane, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip packaging structure including a ground plane will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1151137