Semiconductor chip package with interconnect layers and routing

Details Semiconductor chip package with interconnect layers and routing Semiconductor chip package with interconnect layers and routing

1996-05-09

1998-07-07

Thomas, Tom

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

With contact or lead

257697, 257206, 257211, 257738, 257698, 257693, H01L 2353, H01L 2312, H01L 2510

Patent

active

057773831

ABSTRACT:
A package for a semiconductor chip is provided which incorporates a plurality of levels of interconnect--conductive layers within the package which selectively direct signals to and from pins of the die and/or the pins of the package. A single general purpose chip may thus be fabricated in large quantities with the interconnect of the package used to define the specific purpose, functionality and pinout of the final device. Similarly, a standard package may be built to work with a large class of different chips and only the interconnect layers in the package need to be modified to allow the package to work with each different chip. In a second aspect of the invention, one or more layers of interconnect in the package may contain active electronic components which may be connected to nodes of the chip through the interconnect of the package and through the pins of the die. Accordingly, devices which are difficult or impossible to incorporate into a semiconductor die may be incorporated into a single package along with the die. In a third aspect of the invention, a method of integrated circuit design includes using a conventional CAD design tool software package to design not only the integrated circuit, but also variable circuit elements (such as interconnect and electronic components) embedded in the chip package. In a fourth aspect of the invention, a testing methodology for wafer die subcomponents is provided.

REFERENCES:
patent: 3603771 (1971-09-01), Isett et al.
patent: 3629843 (1971-12-01), Scheinman
patent: 3644937 (1972-02-01), Isett
patent: 3702004 (1972-10-01), Eskew et al.
patent: 4193082 (1980-03-01), Dougherty
patent: 4407007 (1983-09-01), Desai et al.
patent: 4613941 (1986-09-01), Smith et al.
patent: 4743954 (1988-05-01), Brown
patent: 4777606 (1988-10-01), Fournier
patent: 4835705 (1989-05-01), Fujino et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4855929 (1989-08-01), Nakajima
patent: 4890238 (1989-12-01), Klein et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4972253 (1990-11-01), Palino et al.
patent: 5046017 (1991-09-01), Yuyama et al.
patent: 5239465 (1993-08-01), Hattori et al.
patent: 5367187 (1994-11-01), Yuen
patent: 5376390 (1994-12-01), Mohsen
patent: 5383787 (1995-01-01), Switky et al.
patent: 5413489 (1995-05-01), Switky
patent: 5444298 (1995-08-01), Schutz
patent: 5481435 (1996-01-01), Werther
patent: 5629838 (1997-05-01), Knight et al.
patent: 5654127 (1997-08-01), Leedy
IBM Technical Disclosure Bulletin vol. 34, No. 11 pp. 395-396, Apr. 1992.

Affiliated with

Also associated with

Rating

Semiconductor chip package with interconnect layers and routing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor chip package with interconnect layers and routing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip package with interconnect layers and routing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1209233