Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Patent
1994-11-09
1996-10-01
Mintel, William
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
257706, 257720, 257727, 257786, H01L 2310
Patent
active
055613225
ABSTRACT:
A semiconductor chip package and method of making same wherein the package comprises a ceramic substrate having two layers of thermally and electrically conductive material (e.g., copper) on opposing surfaces thereof, these layers thermally and electrically coupled by metal material located within holes provided in the ceramic. A semiconductor chip is mounted on one of these layers and the contact sites thereof electrically coupled to spaced circuitry which, in a preferred embodiment, is formed simultaneously with both thermally conductive layers. Coupling of the circuitry to an external substrate (e.g., printed circuit board) is preferably accomplished using metallic spring clips. These clips are preferably soldered in position. A preferred metal for being positioned within the hole(s) is solder, one example being 10:90 tin:lead solder. The package as produced herein may further include two quantities of a protective encapsulant material located substantially on the upper portions thereof to protect the chip and circuitry. The preferred means for coupling the chip to the circuitry is to use a wire bonding operation.
REFERENCES:
patent: 4184133 (1980-01-01), Gehle
patent: 4242157 (1980-12-01), Gehle
patent: 4396936 (1983-08-01), McIver et al.
patent: 4494172 (1985-01-01), Leary et al.
patent: 4498122 (1985-02-01), Rainal
patent: 4535385 (1985-08-01), August et al.
patent: 5113315 (1992-05-01), Capp et al.
patent: 5208188 (1993-05-01), Newman
patent: 5243133 (1993-09-01), Engle et al.
patent: 5406120 (1995-04-01), Jones
IBM Technical Disclosure Bulletin (TDB), vol. 31, No. 8, Jan. 1898, "Thin Film Module ", W. T. Chen et al., pp. 135-138.
IBM TDB, vol. 33, No. 6B, Nov. 1990, "Electrical Performance Enhancement for Low-End Packing ", C. H. Snyder, pp. 228-232.
Fraley Lawrence R.
International Business Machines - Corporation
Mintel William
Potter Roy
LandOfFree
Semiconductor chip package with enhanced thermal conductivity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor chip package with enhanced thermal conductivity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip package with enhanced thermal conductivity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1503783