Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1982-04-06
1985-03-12
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307481, 365230, H03K 19096, G11C 800
Patent
active
045047464
ABSTRACT:
An address buffer circuit is provided which has first and second MOS transistors whose current paths are connected in series with each other and whose gates are supplied with input signals of opposite phases, and third and fourth MOS transistors whose current paths are connected in series with each other. The first and third MOS transistors are of I-type. The gate of the third MOS transistor is connected to a junction of the first and second MOS transistors and the gates of the second and fourth MOS transistors are commonly connected. The address buffer circuit further has a MOS transistor which controls the conduction state of the third MOS transistor in response to an external control signal.
REFERENCES:
patent: 4103189 (1978-07-01), Perlegos et al.
patent: 4161040 (1979-07-01), Satoh
patent: 4165541 (1979-08-01), Varshney et al.
patent: 4247921 (1981-01-01), Itoh et al.
patent: 4296339 (1981-10-01), Murotani
patent: 4300213 (1981-11-01), Tanimura et al.
patent: 4384220 (1983-05-01), Segawa et al.
patent: 4408305 (1983-10-01), Kuo
Ariizumi Shoji
Segawa Makoto
Anagnos Larry N.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Semiconductor buffer circuit using enhancement-mode, depletion-m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor buffer circuit using enhancement-mode, depletion-m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor buffer circuit using enhancement-mode, depletion-m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-709742