Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Smart card package
Reexamination Certificate
2007-04-24
2007-04-24
Pert, Evan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Smart card package
C257S040000, C257SE51027, C257SE23064, C257SE23176
Reexamination Certificate
active
10495614
ABSTRACT:
A semiconductor arrangement is disclosed, having transistors based on organic semiconductors and non-volatile read/write memory cells. The invention relates to a semiconductor arrangement, constructed from transistors, in the case of which the semiconductor path is composed of an organic semiconductor, and memory cells based on a ferroelectric effect perferably in a polymer, for use in RF-ID tags, for example.
REFERENCES:
patent: 5206525 (1993-04-01), Yamamoto et al.
patent: 5608246 (1997-03-01), Yeager et al.
patent: 5858843 (1999-01-01), Doyle et al.
patent: 5883397 (1999-03-01), Isoda et al.
patent: 5981970 (1999-11-01), Dimitrakopoulos
patent: 6497992 (2002-12-01), Yunogami et al.
patent: 6646903 (2003-11-01), Chow
patent: 6774578 (2004-08-01), Tanada
patent: 6818920 (2004-11-01), De Leeuw et al.
patent: 7025277 (2006-04-01), Forrest et al.
patent: 2005/0032226 (2005-02-01), Natan
patent: 39 22 423 (1990-01-01), None
patent: WO 92/12518 (1992-07-01), None
patent: 199 35 527 (2001-02-01), None
patent: 100 12 204 (2001-09-01), None
patent: WO 01/73845 (2001-10-01), None
patent: 1 103 916 (2001-05-01), None
patent: 1998-024743 (1998-07-01), None
patent: WO 98/14989 (1998-04-01), None
patent: WO 98/58383 (1998-12-01), None
patent: WO 02/43071 (2002-05-01), None
JP 61-105 792 A -English language Abstract.
Article entitled “Low-Voltage High Mobility Pentacene Transistors with Solution-Processed High Dielectric Constant Insulators” by Dimitrakopoulos et al. published in Journal of Adv. Mater, 1999, 11, No. 16, pp. 1372-1375.
Article entitled “Low-Voltage Organic Transistors on Plastic Comprising High-Dielectric Constant Gate Insulators” by Dimitrakopoulos et al., published in Science Magazine, Feb. 5, 1999 vol. 283, pp. 822-824.
Article entitled “Organic Smart Pixels” by Dodabalapur et al., published in Journal of American Institute of Physics, Applied Physics Letters, vol. 73, No. 2, Jul. 13, 1998, pp. 142-144.
Article entitled “A Metal-Insulator-Semiconductor (MIS) Device Using A Ferroelectric Polymer Thin Film in the Gate Insulator” by Yamauchi, Noriyoshi published in the Japanese Journal of Applied Physics, vol. 25, No. 4, Apr. 1986, pp. 590-594.
Article entitled “Low-Cost-All-Polymer Integrated Circuits” by C.J. Drury et al., published in Journal of American Institute of Physics, Applied Physics Letters, vol. 73, No. 1, Jul. 6, 1998, pp. 108-110.
German Office Action Dated Jan. 31, 2003.
International Search Report May 28, 2003.
Velu, G., et al., “Low Driving Voltages and Memory Effect in Organic Thin-Film Transistors with a Ferroelectric Gate Insulator,” Applied Physics Letters, vol. 79, No. 5, Jul. 30, 2001, American Institute of Physics, pp. 659-661.
Halik Marcus
Klauk Hagen
Schmid Gunter
Infineon - Technologies AG
Mandala Jr. Victor A.
Pert Evan
Slater & Matsil L.L.P.
LandOfFree
Semiconductor arrangement comprising transistors based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor arrangement comprising transistors based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor arrangement comprising transistors based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3722914