Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Reexamination Certificate
2011-03-08
2011-03-08
Wilczewski, Mary (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Wire contact, lead, or bond
C257S690000, C257SE21001, C257SE23167
Reexamination Certificate
active
07902683
ABSTRACT:
A semiconductor arrangement having at least one semiconductor chip, which has, on one surface, an integrated circuit and at least one contact element which is electrically conductively connected to the latter, and having an edge protector, which at least partially covers an edge region on the surface of the semiconductor, the edge region extending along outer edges of the semiconductor chip. A method for manufacturing the above-mentioned semiconductor arrangement.
REFERENCES:
patent: 5742094 (1998-04-01), Ting
patent: 6174751 (2001-01-01), Oka et al.
patent: 6441487 (2002-08-01), Elenius et al.
patent: 6763994 (2004-07-01), Hashimoto
patent: 2001/0039078 (2001-11-01), Schroen
patent: 2004/0241906 (2004-12-01), Chan
patent: 2005/0032353 (2005-02-01), Cheng et al.
patent: 2005/0230794 (2005-10-01), Shizuno
patent: 2006/0246626 (2006-11-01), Jiang et al.
patent: 1 150 552 (2001-10-01), None
Imamura, Yoichi “Electrode Periphery Structrure of Semiconductor Device” Feb. 25, 1991, JP 03044046 Schreiber Tanslations.
Sugawara et al. “Semconductor Device” Feb. 18, 1985, JP 60031244 Tanslation FLS Inc.
Heinemann Erik
Janka Stephan
Pueschner Frank
Dickstein & Shapiro LLP
Green Telly D
Infineon - Technologies AG
Wilczewski Mary
LandOfFree
Semiconductor arrangement and method for producing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor arrangement and method for producing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor arrangement and method for producing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2754149