Semiconductive wafer assemblies

Details Semiconductive wafer assemblies Semiconductive wafer assemblies

1999-10-28

2004-01-13

Zarabian, Amir (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

With means to control surface effects

Insulating coating

C257S640000

Reexamination Certificate

active

06677661

ABSTRACT:

TECHNICAL FIELD
The invention pertains to silicon nitride layers and to methods of forming silicon nitride layers. Additionally, the invention pertains to photolithography and etching.
BACKGROUND OF THE INVENTION
Silicon nitride has many applications in modern semiconductor devices, as well as in modern semiconductor device fabrication processes. For instance, silicon nitride is electrically insulating, and is frequently utilized as a dielectric layer to separate electrically conductive circuit components. Additionally, silicon nitride is selectively etchable to other materials frequently used in semiconductor fabrication processes, such as, for example, polysilicon and silicon dioxide, and therefore makes an effective etch stop during etching of such other materials. It would be desirable to develop methods for altering chemical properties of silicon nitride to vary its insulative properties and etch properties for suitability to particular applications.
In addition to the above-discussed applications in which silicon nitride is commonly utilized, there are a number of semiconductor processing applications for which silicon nitride is not considered appropriate, or has less than desired attributes, for example, Si
3
N
4
often requires discrete antireflective coating layers intermediate it and an overlying photoresist layer. Accordingly, Si
3
N
4
does not have very good inherent antireflective properties. Antireflective coatings are utilized during photolithographic processing of photoresist layers to absorb light passing through the photoresist layers. Antireflective coatings can thereby prevent light from being reflected from beneath the photoresist layer to constructively and/or destructively interfere with other light propagating through the photoresist layer.
Although Si
3
N
4
generally requires discrete antireflective coating layers intermediate it and an overlying photoresist layer, silicon enriched silicon nitride layers (i.e., silicon nitride layers having a greater concentration of silicon than Si
3
N
4
, such as, for example, Si
4
N
4
) frequently do not. However, silicon enriched silicon nitride is difficult to pattern due to a resistance of the material to etching. Silicon enriched silicon nitride layers are formed to have a substantially homogenous composition throughout their thicknesses, although occasionally a small portion of a layer (1% or less of a thickness of the layer) is less enriched with silicon than the remainder of the layer due to inherent deposition problems.
It would be desired to develop alternative methods of utilizing silicon nitride in wafer fabrication processes. As silicon nitride is relatively ubiquitous in semiconductor processing methods, it would be convenient if methods could be developed wherein the silicon nitride could function as an antireflective coating, and yet could also be relatively easily subsequently patterned.
SUMMARY OF THE INVENTION
In one aspect, the invention encompasses a method of forming a silicon nitride layer. A first portion of a silicon nitride layer is formed, and a second portion of the silicon nitride layer is formed. One of the first and second portions has a greater stoichiometric amount of silicon than the other of the first and second portions. The one portion comprises less than or equal to about 95% of a thickness of the layer of silicon nitride.
In another aspect, the invention encompasses a semiconductor fabrication process. A substrate is provided. A layer of silicon nitride is formed over the substrate. The silicon nitride layer has a thickness. A refractive index of a first portion of the thickness of the silicon nitride layer is increased relative to a refractive index of a second portion of the silicon nitride layer. The first portion comprises less than or equal to about 95% of the thickness of the silicon nitride layer.
In yet another aspect, the invention encompasses a semiconductor wafer assembly. The assembly includes a semiconductor wafer substrate and a layer of silicon nitride over the substrate. The silicon nitride layer comprises a thickness and two portions elevationally displaced relative to one another. A first of the two portions has less resistance than a second of the two portions, and comprises less than or equal to about 95% of the thickness of the silicon nitride layer.


REFERENCES:
patent: 3549411 (1970-12-01), Bean et al.
patent: 3649884 (1972-03-01), Haneta
patent: 3884698 (1975-05-01), Kakihama et al.
patent: 4075367 (1978-02-01), Gulett
patent: 4330569 (1982-05-01), Gulett et al.
patent: 4439270 (1984-03-01), Powell et al.
patent: 4446194 (1984-05-01), Candelaria et al.
patent: 4485553 (1984-12-01), Christian et al.
patent: 4499656 (1985-02-01), Fabian et al.
patent: 4543707 (1985-10-01), Ito et al.
patent: 4612629 (1986-09-01), Harari
patent: 4695872 (1987-09-01), Chatterjee
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4732858 (1988-03-01), Brewer et al.
patent: 4868632 (1989-09-01), Hayashi et al.
patent: 4874716 (1989-10-01), Rao
patent: 4939559 (1990-07-01), DiMaria et al.
patent: 4996081 (1991-02-01), Ellul et al.
patent: 5041888 (1991-08-01), Possin et al.
patent: 5045345 (1991-09-01), Singer
patent: 5045847 (1991-09-01), Tarui et al.
patent: 5098865 (1992-03-01), Machado et al.
patent: 5160998 (1992-11-01), Itoh et al.
patent: 5178016 (1993-01-01), Dauenhauer et al.
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5304829 (1994-04-01), Mori et al.
patent: 5306946 (1994-04-01), Yammoto
patent: 5442223 (1995-08-01), Fujii
patent: 5489542 (1996-02-01), Iwai et al.
patent: 5518946 (1996-05-01), Kuroda
patent: 5523616 (1996-06-01), Den
patent: 5554418 (1996-09-01), Ito et al.
patent: 5587344 (1996-12-01), Ishikawa
patent: 5756404 (1998-05-01), Friedenreich et al.
patent: 5773325 (1998-06-01), Teramoto
patent: 5795821 (1998-08-01), Bacchetta et al.
patent: 5831321 (1998-11-01), Nagayama
patent: 5834374 (1998-11-01), Cabral, Jr. et al.
patent: 5877069 (1999-03-01), Robinson
patent: 5882978 (1999-03-01), Srinivasan et al.
patent: 5891793 (1999-04-01), Gardner et al.
patent: 5904523 (1999-05-01), Feldman et al.
patent: 5918147 (1999-06-01), Filipiak et al.
patent: 5925494 (1999-07-01), Horn
patent: 5926739 (1999-07-01), Rolfson et al.
patent: 5985771 (1999-11-01), Moore et al.
patent: 6093956 (2000-07-01), Moore et al.
patent: 6103619 (2000-08-01), Lai
patent: 6140181 (2000-10-01), Forbes et al.
patent: 6143627 (2000-11-01), Robinson
patent: 6143662 (2000-11-01), Rhoades et al.
patent: 6265241 (2001-07-01), Pan
patent: 6300253 (2001-10-01), Moore et al.
patent: 6417559 (2002-07-01), Moore et al.
patent: 2001/0013638 (2001-08-01), Lam et al.
patent: 2129217 (1984-05-01), None
patent: 2145243 (1985-03-01), None
patent: 2170649 (1986-08-01), None
patent: 362137854 (1987-06-01), None
patent: 401086562 (1989-03-01), None
patent: 403075158 (1991-03-01), None
U.S. patent application Ser. No. 09/031,251, filed Feb. 1998, Lam et al. class 257 subclass 640.*
Wolf, S., “Silicon Processing for the VLSI Era”, vol. 1: Process Technology, Lattice Press 1986, pp. 191-193.
Mayer, J. et al., “Electronic Materials Science: For Integrated Circuits in Si and GaAs”, Macmillian Pub. Co. 1990, pp. 269-274.
Abstract: Kanicki, J. et al., “Intrinsic Stress in Silicon Nitride and Silicon Dioxide Films Prepared by Various Deposition Techniques”, 1988 IEEE Internatl. Sympos. on Elect. Insulation, Boston, MA (Jun. 5-8, 1988), 1 page.
Chang, E. et al., “Passivation of GaAs FETs with PECVD Silicon Nitride Films of Different Stress States”, IEEE Transactions on Electron Devices, vol. 35, No. 9 (Sep. 1988), pp. 1412-1418.
Kovac, Z. et al. “Silicon Nitride Overcoats for Thin Film Magnetic Recording Media”, IEEE Transactions on Magnetics, vol. 27, No. 6, (Nov. 1991), pp. 5070-5072.
U.S. patent application Ser. No. 09/057,155, John T. Moore, filed Apr. 7, 1998.
U.S. patent application Ser. No. 08/567,090, Rolfson et al.
Wolf, S., “Silicon Processing For The VLSI Era”, vol. 1, pp. 177-178.
Wolf, S., “Silicon Processing For The VLSI Era”, vol. 2, pp. 37-38, 598-599.

Affiliated with

Also associated with

Rating

Semiconductive wafer assemblies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductive wafer assemblies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductive wafer assemblies will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3222030