Excavating
Patent
1990-05-29
1992-10-20
Beausoliel, Robert W.
Excavating
371 371, G06F 1110
Patent
active
051576716
ABSTRACT:
Structures for applying a modification of Tanner's Algorithm B to decode convolutional codes and cyclic and quasi-cyclic error-correcting block codes. The structures comprise one or more parity processors and one or more update processors, wherein the parity equations for a block of code are computed by the parity processors and the reliability of each bit of the result is updated in the update processors using only one register for each bit and without storing received data past the first iteration. The modification to Tanner's Algorithm B is such that each iteration in the updating process is a function only of the results of the immediately previous iteration. A decoder structure receives data serially at a rate of one bit plus soft-decision inormation per clock cycle. The invention is applicable to decoding error-correcting codes used in digital communications.
REFERENCES:
patent: 3250900 (1966-05-01), Diamant
patent: 3416132 (1968-12-01), MacSorley
patent: 4074228 (1978-02-01), Jonscher
patent: 4295218 (1981-10-01), Tanner
patent: 4404674 (1983-09-01), Rhodes
patent: 4654854 (1987-03-01), Heppe
patent: 4669084 (1987-05-01), Hartman et al.
patent: 4683571 (1987-07-01), Yamagishi
patent: 4882733 (1989-11-01), Tanner
patent: 4939734 (1990-07-01), Heichler
patent: 4958350 (1990-09-01), Worley, III et al.
Beausoliel Robert W.
Chung Phung My
Space Systems Loral, Inc.
LandOfFree
Semi-systolic architecture for decoding error-correcting codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semi-systolic architecture for decoding error-correcting codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semi-systolic architecture for decoding error-correcting codes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-198723