Semaphore for memory shared by two asynchronous microcomputers

Details Semaphore for memory shared by two asynchronous microcomputers Semaphore for memory shared by two asynchronous microcomputers

1983-04-22

1986-06-10

Hoffman, James R.

Boots, shoes, and leggings

364900, G06F 1516

Patent

active

045946574

ABSTRACT:
An improved semaphore is described that arbitrates the access of a memory shared by first and second microcomputers operating asynchronously at the same speed or at different speeds. The semaphore includes a semaphore flip-flop producing a binary semaphore signal indicating whether or not the semaphore is owned, and an ownership flip-flop producing a binary ownership signal indicating which of the first or second microcomputers previously owned the semaphore. First gating circuitry decodes control signals from the first microcomputer and generates a read or write pulse signal. The read pulse signal from the first gating circuitry loads the semaphore signal and ownership signal into first and second flip-flops, respectively, whose outputs are applied to the data bus of the first microcomputer. Second gating circuitry decodes control signals from the second microcomputer and generates a read or write pulse signal. The read pulse signal from the second gating circuitry loads the semaphore signal and ownership signal into third and fourth flip-flops, respectively, whose outputs are applied to the data bus of the second microcomputer. If the first and second microcomputers access the semaphore simultaneously, access is granted to the second microcomputer since the output of the third flip-flop resets the first flip-flop to deny access to the first microcomputer.

REFERENCES:
patent: 3919692 (1975-11-01), Kronies et al.
patent: 4096572 (1978-06-01), Namimoto
patent: 4115851 (1978-09-01), Nagano
patent: 4145739 (1979-03-01), Dunning et al.
patent: 4214304 (1980-07-01), Shimuzu et al.
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4344133 (1982-08-01), Bruce et al.
patent: 4379327 (1983-04-01), Tietjen et al.
patent: 4380798 (1983-04-01), Shannon et al.
"Intelligent Peripheral Controller-MC68120, MC68121, MC68120-1, MC68121-1", Motorola Semiconductors, 3501 Ed Bluestein Blvd. Austin, Texas 78721-1981.
"Multiprocessing Storage Conflict Resolution Technique" K. A. Duke and B. V. Messina, IBM Technical Disclosure Bulletin, vol. 15, No. 10, pp. 3232-3233.

Affiliated with

Also associated with

Rating

Semaphore for memory shared by two asynchronous microcomputers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semaphore for memory shared by two asynchronous microcomputers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semaphore for memory shared by two asynchronous microcomputers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2408413