Self-timing integrated circuits having low clock signal during i

Details Self-timing integrated circuits having low clock signal during i Self-timing integrated circuits having low clock signal during i

1992-07-01

1994-06-28

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3072963, 307350, 365227, 361 93, H03K 3017, H02H 316

Patent

active

053249925

ABSTRACT:
An integrated circuit function unit operating in a data dependent manner in logic operations of variable lengths of time is provided with a clock signal having a pulse width determined by the active period of the function unit. In one embodiment a current sensor monitors power supply current to the integrated circuit, and when the current exceeds a threshold level the integrated circuit is in an active period. Clock means for generating a clock signal for the function unit responds to the sensed current in controlling the clock period.

REFERENCES:
patent: 4387449 (1983-06-01), Masuda
patent: 4697097 (1987-09-01), Rusznyak
patent: 4716463 (1987-12-01), Stacy et al.
patent: 4851987 (1989-07-01), Day
patent: 4999516 (1991-03-01), Suter et al.
patent: 5025344 (1991-06-01), Maly et al.
patent: 5128558 (1992-07-01), Ovens et al.

Affiliated with

Also associated with

Rating

Self-timing integrated circuits having low clock signal during i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timing integrated circuits having low clock signal during i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timing integrated circuits having low clock signal during i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2379228