Self-timed sense amplifier evaluation scheme

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By presence or absence pulse detection

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327 51, 327 52, H03K 19013

Patent

active

060878584

ABSTRACT:
A circuit and method for generating an evaluation signal used to turn OFF one or more sense amplifiers. The sense amplifiers may be configured to present a first and second output in response to (i) an input signal and (ii) an enable signal. A detect circuit may be configured to present a detect signal in response to the first and second outputs. A control circuit may be configured to present the enable signal in response to (i) the detect signal and (ii) a wordline signal.

REFERENCES:
patent: 4922461 (1990-05-01), Hayakawa et al.
patent: 4972374 (1990-11-01), Wang et al.
patent: 5193076 (1993-03-01), Houston
patent: 5291447 (1994-03-01), Kodama et al.
patent: 5309395 (1994-05-01), Dickinson et al.
patent: 5325337 (1994-06-01), Buttar
patent: 5388075 (1995-02-01), Vinal
patent: 5394361 (1995-02-01), Dickinson
patent: 5473565 (1995-12-01), Kusakari
patent: 5473568 (1995-12-01), Okamura
patent: 5479374 (1995-12-01), Kobayashi et al.
patent: 5502681 (1996-03-01), Park
patent: 5544101 (1996-08-01), Houston
patent: 5559752 (1996-09-01), Stephens, Jr. et al.
patent: 5596539 (1997-01-01), Passow et al.
patent: 5604705 (1997-02-01), Ackland et al.
patent: 5610862 (1997-03-01), Teel
patent: 5625595 (1997-04-01), Ikeda
patent: 5644773 (1997-07-01), DiMarco
patent: 5659513 (1997-08-01), Hirose et al.
patent: 5661417 (1997-08-01), Kondoh
patent: 5661691 (1997-08-01), Lin
patent: 5703831 (1997-12-01), Sawada
patent: 5717653 (1998-02-01), Suzuki
patent: 5724287 (1998-03-01), Takenaka
patent: 5729503 (1998-03-01), Manning
patent: 5742552 (1998-04-01), Greenberg
patent: 5745419 (1998-04-01), Brauch
patent: 5748544 (1998-05-01), Hashimoto
patent: 5751170 (1998-05-01), Pyeon
patent: 5752270 (1998-05-01), Wada
patent: 5754481 (1998-05-01), Yabe et al.
patent: 5757718 (1998-05-01), Suzuki
patent: 5761136 (1998-06-01), Park et al.
patent: 5781041 (1998-07-01), Lee et al.
patent: 5920208 (1999-07-01), Park
Jeffrey S. Hunt et al., U.S.S.N. 09/107,000 Method, Architecture and Circuit for Writing to and Reading From a Memory During a Single Cycle, filed Jun. 29, 1998.
Jeffrey S. Hunt et al., U.S.S.N. 09/106,806 Method, Architecture and Circuit for Writing to a Memory, filed Jun. 29, 1998.
Jeffrey S. Hunt et al., U.S.S.N. 09/132,100 Method, Architecture and Circuit for Reducing and/or Eliminating Small Signal Voltage Swing Sensitivity, filed Aug. 10, 1998.
Satish Saripella et al., U.S.S.N. 09/126,832 Worldline Synchronized Reference Voltage Generator, filed Jul. 31, 1998.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Self-timed sense amplifier evaluation scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed sense amplifier evaluation scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed sense amplifier evaluation scheme will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-545677

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.