Self-timed multiplier for gain compensation and reduced latency

Details Self-timed multiplier for gain compensation and reduced latency Self-timed multiplier for gain compensation and reduced latency

1997-06-27

1999-11-09

Williams, Howard L.

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

70871801, H03M 300

Patent

active

059823143

ABSTRACT:
A self-timed multiplier and method are disclosed together with an analog to digital converter (ADC), which reduces ADC latency without requiring large silicon areas for implementation. The self-timed multiplier may be utilized by delta-sigma ADCs to perform gain compensation multiplications at the end of convolution, or may be used by other ADC designs or ADC systems for multiplications required during each convolution. The self-timed multiplier utilizes cascaded adders that produce completion signals to isolate the operation of the self-timed multiplier from the system clock of the ADC. The multiplier disclosed provides a self-timed, asynchronous circuit that will complete the desired multiplication in the time it takes for the required additions to propagate through the cascaded adders. This propagation time preferably falls within a single system clock cycle of the ADC, and the self-timed multiplier disclosed is particularly advantageous for ADCs with relatively slow system clock speeds for which a multiplication may be completed within a single system clock cycle. The self-timed multiplier may also be made data dependent to save power and to reduce the time required for the additions to propagate through the cascaded adders.

REFERENCES:
patent: 4633386 (1986-12-01), Terepin
de Angel et al., "A New Asynchronous Multiplier using Enable/Disable CMOS Differential Logic," Dept. of Electrical and Computer Engineering, University of Texas at Austin, 4 pages (1994).
Jacobs, et al., "Self-Timed Integrated Circuits for Digital Signal Processing Applications," Dept. of EECS, University of California, Berkeley, pp. 197-207 (1988).
Anthony J. McAuley, "Four State Asynchronous Architectures," IEEE, vol. 41, No. 2, pp. 129-142 (Feb. 1992).
Dick Pountain, "Computing Without Clocks," BYTE (Jan. 1993).
Aryesh Amar, "ALUs, Multipliers and Dividers with Completion Signals Suitable for Inclusion in an Asynchronous Environment", thesis (Dec. 1994) .

Affiliated with

Also associated with

Rating

Self-timed multiplier for gain compensation and reduced latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed multiplier for gain compensation and reduced latency , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed multiplier for gain compensation and reduced latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1462245