Self-timed logic circuit having zero-latency overhead and method

Details Self-timed logic circuit having zero-latency overhead and method Self-timed logic circuit having zero-latency overhead and method

1994-11-14

1997-09-23

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

056711514

ABSTRACT:
Asynchronous combinatorial logic apparatus and method are provided that propagate data through a logic array at the speed of a raw combinational logic array and generate a functional output signal. The apparatus and method provide a minimum expected value of data propagation delay. In one embodiment, a particular data path is identified that has higher than average usage probability based on knowledge of the probabalistic distribution of data values, and the particular data path connecting devices located in the identified higher usage path are modified, such as by shortening the path, so that the path that is known to have a higher usage is made faster. In another embodiment of a device implementing a combinational logic array needing a theoretical plurality of stages for executing the function is implemented with an asynchronous ring including a plurality of connected circuit stages wherein the plurality of stages is a smaller number of stages than the number of the theoretical plurality of stages, control logic for controlling the execution timing of the plurality of stages so that at least one of the plurality of stages executes more than once during the execution of the function, the apparatus thereby implements the theoretical plurality of stages in a smaller number of physical stages. In this manner, the apparatus achieves the performance of the larger combinational array having the theoretical plurality of stages in the smaller physical device area needed to implement the smaller number of circuit stages.

REFERENCES:
patent: 4503512 (1985-03-01), Doran
patent: 4631701 (1986-12-01), Kappeler et al.
patent: 4710650 (1987-12-01), Shoji
patent: 4747082 (1988-05-01), Minato et al.
patent: 4758990 (1988-07-01), Uchida
patent: 4856029 (1989-08-01), Geyer et al.
patent: 4999528 (1991-03-01), Keech
patent: 5023827 (1991-06-01), Kehl et al.
C.L. Bridge, P.D. Fisher, R.G. Reynolds, Asynchronous Arithmetic Algorithms for Data-Driven Machines, Proceedings 5th Symposium on Computer Architecture, IEEE Computer Society, pp. 56-62, May 1981, Library of Congress No. 80-85187.
Ivan E. Sutherland, Micropipelines, Jun. 1989, pp. 720-738, Communication of the ACM, 32, No. 6.
A. Gorji-Sinaki, M.D. Ercegovac, Design of a Digit-Slice On-Line Arithmetic Unit, May 1981, Proceedings 5th Symposium on Computer Architecture, IEEE Computer Society, pp. 72-80.
Tobias G. Noll, Carry-Save Arithmetic for High-Speed Digital Signal Processing, 1990, IEEE International Symposium on Circuits and Systems, vol. 2, pp. 982-986.
Ted E. Williams, Mark A. Horowitz, A 160-nS 54bit CMOS Division Implementation Using Self-Timing Symmetrically Overlapped SRT Stages, Jun. 26-28, 1991, Proceedings 10th IEEE Symposium on Computer Arithmetic, pp. 210-217.

Affiliated with

Also associated with

Rating

Self-timed logic circuit having zero-latency overhead and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed logic circuit having zero-latency overhead and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed logic circuit having zero-latency overhead and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940752