Self-timed digital processing circuits

Details Self-timed digital processing circuits Self-timed digital processing circuits

2005-10-25

2005-10-25

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

06959315

ABSTRACT:
A self-timed data processing circuit module is provided. Data is provided to the data processing circuit along with a Req handshaking input. The data processing circuit has an isochronous processing delay for all data inputs. An example of a data processing circuit with isochronous processing delay is a One Hot Residue Number System arithmetic processing circuit. The data processing circuit processes the input data while the Req input propagates through a delay circuit that has substantially the same processing delay as the data processing circuit. Thus, the propagation delay of the Req signal is substantially equal to the data processing circuit's processing time. This allows the output of the delay circuit to be used to both latch the output of the data processing circuit and provide a “data ready” output.

REFERENCES:
patent: 3691359 (1972-09-01), Dell et al.
patent: 4827441 (1989-05-01), Someshwar et al.
patent: 5155698 (1992-10-01), Niimi
patent: 5892632 (1999-04-01), Behrens et al.
U.S. Appl. No. 09/383,478, filed Aug. 26, 1999.
U.S. Appl. No. 09/656,550, filed Sep. 6, 2000.
Chren, W.A. Jr., “One-Hot Residue Coding for Low Delay-Power Product CMOS Design”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, v. 45. No. 3, Mar. 1998, pp. 303-313.
Karim Arabi et al., “Oscillation Built-In Self-Test (OBIST) Scheme for Functional and Structural Testing of Analog and Mixed-Signal Integrated Circuits”, Proceedings of the IEEE International Test Conference, Washington, D.C., 1997, pp. 786-795.
N. S. Szabo, et al., Residue Arithmetic and its Applications to Computer Technology, McGraw-Hill, 1967, pp. 147-150.
Chren, W.A. Jr., “A New Residue Number System Division Algorithm”, Computers and Mathematics with Applications, vol. 19, No. 7, 1990, pp. 13-29, 1990.
Gago, A. et al. “Reduced implementation of D-Type DET Flip-Flops”, IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993, pp. 400-402.
Farrahi, A. et al., “Activity-Driven Clock Design”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 6, Jun. 2001, pp. 705-714.
Rabaey, J.M. “Digital Integrated Circuits: A Design Perspective”, Prentice Hall, 1996, pp. 528-530.

Affiliated with

Also associated with

Rating

Self-timed digital processing circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-timed digital processing circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-timed digital processing circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3488118