Excavating
Patent
1993-06-11
1994-05-17
Beausoliel, Jr., Robert W.
Excavating
371 27, 364733, G01R 3128
Patent
active
053134699
ABSTRACT:
A self-testable digital integrator comprises binary adding apparatus and storage apparatus. The adding apparatus and the storage apparatus are functionally interconnected such that the storage apparatus feeds digital words to the adding apparatus for addition thereof and the adding apparatus feeds resulting digital words to the storage apparatus for storage thereof to perform a digital integration operation. The digital integrator further comprises a first combinational network responsive to a first state of a test mode signal to feed an external input signal to the adding apparatus for integration thereof, and responsive to a second state of the test mode signal to feed to the adding apparatus a test pattern signal derived from selected bias of the digital words fed from the adding apparatus to the storage apparatus. The digital integrator also comprises a second combinational network responsive to the second state of the test mode signal to feed back a carry-out bit of the adding apparatus to a carry-in port of the adding apparatus for test result compaction. The digital integrator optionally comprises a third combinational network responsive to the second state of the test mode signal to feed a carry-out bit of the adding apparatus to the first combinational network, the first combinational network being responsive to the second state of the test mode signal and to the carry-out bit to modify the test pattern signal. The self-testable digital integrator is particularly useful as a component of a digital decimator used to decimate Double Integration Sigma Delta modulation signals.
REFERENCES:
patent: 4754215 (1988-06-01), Kawai
patent: 4841466 (1989-06-01), Christopher
patent: 4862404 (1989-08-01), Schwartz et al.
patent: 4884206 (1989-11-01), Mate
patent: 5148167 (1992-09-01), Ribner
patent: 5189675 (1993-02-01), Nozuyama et al.
patent: 5260946 (1993-11-01), Numally
A use of Double Integration in sigma Delta Modulation, James C. Candy, IEEE Transactions on Communications, vol. COM-33, No. 3, Mar. 1985.
Decimation for Sigma Delta Modulation, James C. Candy, IEEE Transactions on Communications, vol. COM-34, No. 1, Jan. 1986.
Accumulator-Based Compaction of Test Responses, Janusz Rajski and Jerzy Tyszer, Department of Electrical Engineering, McGill University, Montreal, Canada. H3A 2A7 (accepted for publication in IEEE Transactions on Computers, May 22, 1992).
The Analysis of Digital Integrators for Test Response Compaction, Janusz Rajski and Jerzy Tyszer, IEEE Transactions on Circuits and Systems-II, Analog and Digital Signal Processing, vol. 39, No. 5, May 1992.
Accumulator-Based Compaction for Built-In Self Test of Data-Path Architectures, Mark Kassab, Janusz Rajski and Jerzy Tyszer, Department of Electrical Engineering, McGill University, Montreal, Canada. H3A 2A7.
Test Responses Compaction in Accumulators with Rotate Carry Aders, Janusz Rajski and Jerzy Tyszer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 4, Apr. 1993.
Iztok Lesjak `Voice and Data Integration in HDLC Environment` Q4-12-4-16 1989 (IEEE).
Tadasu Uchiyama `A Modified Leaky Integrator Network for Temporal Pattern Processing` PPI 469-475 IEEE.
Adham Saman
Kassab Mark
Rajski Janusz
Tyszer Jerzy
Beausoliel, Jr. Robert W.
De'cady Albert
Junkin C. W.
Northern Telecom Limited
LandOfFree
Self-testable digital integrator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-testable digital integrator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-testable digital integrator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-883028