Self synchronizing clock derivation circuit for double frequency

Details Self synchronizing clock derivation circuit for double frequency Self synchronizing clock derivation circuit for double frequency

1979-10-29

1982-03-16

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

360 42, 360 44, 329145, 307479, 307480, 307528, H03K 1311

Patent

active

043205259

ABSTRACT:
A circuit for accurately reconstructing the timing information encoded within digital waveforms of the double frequency class includes facilities for restoring the circuit to proper synchronization at start up time or after a burst of noise on an incoming waveform. The circuit first generates three delayed versions of the incoming double frequency waveform. Transitions in the incoming waveform are detected by comparing the incoming waveform with the first delayed waveform and simultaneously comparing the second and third delayed waveforms, the generated transition-event waveforms being identical but out of phase by one half of the bit cell time of the incoming waveform. The two generated transition waveforms are used to form a composite clock which is then used to toggle the state of a D-type flip-flop at one half bit cell intervals. The Q and Q outputs of the flip-flop are then gated with the first and second transition waveforms to produce first and second clocking signals, the first clocking signal commencing at each guaranteed transition in the incoming waveform, the second clocking signal commencing one-half bit cell after each guaranteed transition in the incoming waveform.
In order to assure that the flip-flop is properly synchronized with the incoming waveform, the incoming waveform is additionally compared with the identical incoming waveform delayed by one-half bit cell. The signal produced and the Q output of the flip-flop are inputted to a logical NAND, and the output of the NAND is fed to the flip-flop's D-input, thus assuring that the flip-flop is synchronized with the incoming waveform.

REFERENCES:
patent: 3271742 (1966-09-01), Rumble
patent: 3271750 (1966-09-01), Padalino
patent: 3405391 (1968-10-01), Halfhill
patent: 3611158 (1969-11-01), Strathman
patent: 3947878 (1976-03-01), McGrath
patent: 4010323 (1977-03-01), Peck
patent: 4019149 (1977-04-01), Kustka
patent: 4185273 (1980-01-01), Gowan
patent: 4234897 (1980-11-01), Miller

Affiliated with

Also associated with

Rating

Self synchronizing clock derivation circuit for double frequency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self synchronizing clock derivation circuit for double frequency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self synchronizing clock derivation circuit for double frequency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1645375