Self-protecting transistor array

Details Self-protecting transistor array Self-protecting transistor array

2007-05-15

2007-05-15

Soward, Ida M. (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

With particular signal path connections

C257S202000, C257S203000, C257S204000, C257S205000, C257S206000, C257S207000, C257S208000, C257S209000, C257S211000

Reexamination Certificate

active

11060877

ABSTRACT:
A transistor array is self-protected from an electrostatic discharge (ESD) event which can cause localized ESD damage by integrating an ESD protection device into the transistor array. The ESD protection device operates as a transistor during normal operating conditions, and provides a low-resistance current path during an ESD event.

REFERENCES:
patent: 5060037 (1991-10-01), Rountree
patent: 5726458 (1998-03-01), Bui
patent: 5789791 (1998-08-01), Bergemont
patent: 5793068 (1998-08-01), Mahant-Shetti
patent: 5903019 (1999-05-01), Watanabe
patent: 6081004 (2000-06-01), Wong et al.
patent: 6140686 (2000-10-01), Mizuno et al.
patent: 6335640 (2002-01-01), Okamoto
patent: 6525350 (2003-02-01), Kinoshita et al.
patent: 6833595 (2004-12-01), Iwasaki
patent: 6987293 (2006-01-01), Sakamoto et al.
patent: 6995436 (2006-02-01), Kawasaki
patent: 7005350 (2006-02-01), Walker et al.

Affiliated with

Also associated with

Rating

Self-protecting transistor array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-protecting transistor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-protecting transistor array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3748087