Self-initializing 1,7 code decoder with low sensitivity to error

Details Self-initializing 1,7 code decoder with low sensitivity to error Self-initializing 1,7 code decoder with low sensitivity to error

1988-07-12

1989-09-19

Canney, Vincent P.

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Data clocking

360 40, G11B 509

Patent

active

048686905

ABSTRACT:
A 1,7 decoder is repeatedly initialized during reading of the synchrofield of the record. The decoder includes an oscillator responsive to the record to produce a binary read signal having a frequency f. A first divider produces a source data clock signal having a frequency 2/3 f. A second divider produces a data partition clock signal having a frequency 1/3 f. A phase synchronizer is responsive to the data partition clock signal to synchronize the source data clock signal. An initializer is responsive to the read signal recovered from the preamble of the record to synchronize the data partition clock signal.

REFERENCES:
patent: 4688016 (1987-09-01), Fok

Affiliated with

Also associated with

Rating

Self-initializing 1,7 code decoder with low sensitivity to error does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-initializing 1,7 code decoder with low sensitivity to error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-initializing 1,7 code decoder with low sensitivity to error will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-373433