Static information storage and retrieval – Addressing – Sync/clocking
Patent
1995-12-06
1997-06-17
Nguyen, Tan T.
Static information storage and retrieval
Addressing
Sync/clocking
36523008, 365206, G11C 800
Patent
active
056403640
ABSTRACT:
An integrated circuit memory device is described which can operate at high data speeds. The memory device can either store or retrieve data from the memory in a burst access operation. The burst operations latches a memory address from external address lines and internally generates additional memory addresses. An external input is used to terminate and change a burst operation. Circuitry is provided to monitor the external input during burst operations and provide an appropriate control signal.
REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4636986 (1987-01-01), Pinkham
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 5058066 (1991-10-01), Yu
patent: 5083296 (1992-01-01), Hara et al.
patent: 5126975 (1992-06-01), Handy et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5373227 (1994-12-01), Keeth
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5436869 (1995-07-01), Yoshida
patent: 5452261 (1995-09-01), Chung et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5526320 (1996-06-01), Zagar et al.
"Rossini, Pentium , PCI-ISA, Chip Set", Symphony Laboratories, entire book.
"4DRAM 1991", Toshiba America Electronic Components, Inc., pp. A-137 -A-159.
"Application Specific DRAM", Toshiba America Electronic Components, Inc.,C178, C-260, C 218, (1994).
"Burst DRAM Function & Pinout", Oki Electric Ind., Co., Ltd. 2nd Presentation, Item #619, (Sep. 1994).
"Hyper Page Mode DRAM", 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp. 47-48, (Sep. 1994).
"Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pages, Jul. 02, 1994".
"Pipelined Burst DRAM", Toshiba, JEDEC JC42.3 Hawaii, (Dec. 1994).
"Samsung Synchronous DRAM", Samsung Electronics, pp. 1-16, (Mar. 1993).
"Synchronous DRAM 2 MEG x 8 SDRAM", Micron Semiconductor, Inc., pp. 2-43 through 2-8.
Dave Bursky, "Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM Performance; Fast DRAMS can be swapped for SRAM Caches", Electronic Design, vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (Jul. 22, 1993).
Shiva P. Gowni, et al., "A 9NS, 32K X 9, BICMOS TTL Synchronous Cache RAM With Burst Mode Access", IEEE, Custom Integrated Circuits Conference, pp. 781-786, (Mar. 3, 1992).
"DRAM 1 Meg X 4 DRAM 5VEDO Page Mode",, 1995 DRAM Data Book,, pp. 1-1 thru 1-30,, (Micron Technology, I).
Merritt Todd
Williams Brett
Micro)n Technology, Inc.
Nguyen Tan T.
LandOfFree
Self-enabling pulse trapping circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-enabling pulse trapping circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-enabling pulse trapping circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2163016