Self-correcting semiconductor memory device and microcomputer in

Details Self-correcting semiconductor memory device and microcomputer in Self-correcting semiconductor memory device and microcomputer in

1988-08-31

1990-02-13

Atkinson, Charles E.

Excavating

371 13, 371 691, G06F 1110

Patent

active

049013203

ABSTRACT:
In a nonvolatile memory device or a microcomputer with a nonvolatile memory, data errors arising from loss of charge in the floating gates of memory cells are detected and corrected by applying two different sense voltages to the memory cells and comparing the outputs. Instead of using a cumbersome error-correcting code, this error-correcting scheme requires only one parity bit per word, yet it can detect and correct errors in any odd number of bits. Benefits include reduced chip size and longer life for electrically erasable and programmable memories.

REFERENCES:
patent: 3531769 (1970-09-01), Montgomery et al.
patent: 3582880 (1971-06-01), Beausoleit
Nikkei Electronics, Sep. 26, 1983, pp. 195-210; "High Speed 1M-bit Mask Rom with build-in ECC Circuit for Improved Yield"; Shibata, et al.

Affiliated with

Also associated with

Rating

Self-correcting semiconductor memory device and microcomputer in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-correcting semiconductor memory device and microcomputer in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-correcting semiconductor memory device and microcomputer in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1174450