Self-clocking code demodulator with error detecting capability

Details Self-clocking code demodulator with error detecting capability Self-clocking code demodulator with error detecting capability

1983-08-01

1986-03-25

Cardillo, Raymond F.

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Data clocking

G11B 502

Patent

active

045787204

ABSTRACT:
A demodulator for reading a self-clocking frequency modulated code establishes time frames based on the reading process by which erroneous signal peaks can be detected. Signal peaks that fall outside of prescribed time frames are detected as errors, as are extra peaks occurring when only one is permitted. This demodulator is particularly useful in reading data from a magnetic stripe record on a bank passbook or credit card.

REFERENCES:
patent: 3524164 (1970-08-01), Cox et al.
patent: 3590381 (1971-06-01), Ragsdale
patent: 3631422 (1971-12-01), Krajewski et al.
patent: 3656064 (1972-04-01), Giles et al.
patent: 3760412 (1973-09-01), Barnes
patent: 3810235 (1974-05-01), Hopkins et al.
patent: 4037257 (1977-07-01), Chari
patent: 4040022 (1977-08-01), Takii
patent: 4127879 (1978-11-01), Kashio
patent: 4275466 (1981-06-01), Yamamoto
patent: 4281356 (1981-07-01), Sousa
patent: 4394695 (1983-07-01), Mahon

Affiliated with

Also associated with

Rating

Self-clocking code demodulator with error detecting capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-clocking code demodulator with error detecting capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-clocking code demodulator with error detecting capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-634367